Mariner Mars power system optimization study Final report by Osugi, F. S.
i 
:I 
"' I ~ 
~ 
J 
ii 
.. 
.. 
I .,. 
/ ·.~ii 
I 
j~ 
N69-11882 
IACCESS2 ~"~ERI 
IPAtUiJ I 
&e - 2777/ 
(NASA CA OR TMX OR AD NUM8EA) 
.---
ITHRUI 
/ 
ICODIU 
3/ 
lCArtllORYI 
-( 
----
¥inal 
repo 
JPL CONTRACT NO. 952151 
TRW NO. 10247-6001-TO-OO 
1968 NOVEMBER 11 
Prepared for 
JET PROPULSION LABORATORY 
CALIFORNIA INSTITUTE OF TECHNOLOGY 
Pasadena, California 
TRW 
SYST£II1fS GlfOUI' 
https://ntrs.nasa.gov/search.jsp?R=19690002551 2020-03-12T05:59:09+00:00Z
,~ 
. , ~ . 
, . ,. 
7>0 
;~. 
':;-i"; 
~ 
• " ,~t. 
-Final 
report 
• ~arlner 
n-Iara 
povver 
systen-l 
opti."ization 
. :. -~~=-~ 
-- - , - --- -'~~ -
~ ' .. , ~,, ~ 
-----.:~~ ~  
.. ~. ~" ,~:::~. _,~ Prepared by 
. 0::::::: <?: <' . FRED S. OSUGI 
' . --.--- ~ ~"",::, - . . ,
- ~~' 
JPL CONTRACT NO. 952151 
TRW NO , 10247-6001-TO-OO 
1968 NOVEMBER 11 
This work was performed for the Jet Propulsion 
L':'Iboratory, Californ ia Institute of Technology, 
as sponsored by the National AeronaL,ti cs and 
Space Administration unde r Contract NAS7-100 
Prepa~ed for 
JET PROPULSION LABORATORY 
CALIFORNIA INSTITUTE OF TECHNOLOGY 
Pasadena, California 
TRW. 
SYSTEMS GROUP 
( 
PI\ECEDING PAGE BLANK NOT FILMED. 
ABSTRACT 
An optimum Mariner-Class spacecraft electric power system 
which provides improved utilization of solar array power and 
greater reliability than the present Mariner Mars power sys-
tem is presented. The optimum system is applicable to both 
a Mars flyby and orbiter mission and is characterized in terms 
of weight, size, parts, power/energy margins, telemetry re-
quirements, circuit types and redundancy, major performance 
characteristics, and functional features. A mUltiplicity of 
possible solar photovoltaic power system configurations were 
fully synthesized and evaluated. The recommended design 
incorporates redundancy, automatic protection and limiting, 
and failure mode detection and switching to improve power sys-
tem reliability. Areas where improvements can be made in the 
existing Mariner power system are discussed. 
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FOREWORD 
This Technical Report, Mariner Mars Power System Opti-
mization Study, was prepared by Members of the Technical 
Staff of TRW Systems for the Jet Propulsion Laboratory 
under JPL Contract 952151. Acknowledgment is expressed 
to the personnel named below for their valuable contributions 
to thi.s effort: H. M. Wick, JPL technical representative, 
for his technical direction and guidance; J. J. Biess, 
W. G. Binckley, D. L. Cronin, J. E. de Castro, H. E. Gavira, 
S. Green, C. C. McCraven, K. H. Meissner, M. J. Milden, 
R. A. Rubin, W. H. Wright, who provided significant technical 
contributions to this study; and S. P. Petralia for editorial 
direction. 
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1. INTRODUCTION 
This final report covers work performed by TRW Systems under JPL Con~ 
tract 952151 entitled, "Mariner~Mars Power System Optimization Study." The 
report covers the period of 1968 March 4 through 1968 August 30. 
The prime objective of the study was directed toward the development of an 
optimum Mariner~class spacecraft power system to provide improved utilization 
of solar array power. greater reliability. and higher performance than the 
present Mariner~Mars power system. 
The present Mariner-Mars power system design draws heavily on the design 
and techniques utilized on past JPL spacecraft, namely Mariner- Venus and Mariner-
Mars. The basic power system configuration can be traced back to the early Venus 
mission (1962). The power system has been utilized successfully on previous 
Mariner missions namely. Venus (1962), Mars (1964). and Venus (1967). A Mars 
flyby is scheduled for launch in 1969. Due to time and schedule limitations. the 
existing power system design has been restricted to earlier hardware technology. 
The present study, "Mariner-Mars Power System Optimization Study, II was under-
taken for the purpose of analyzing the present Mariner-Mars power system and 
developing a significantly improved design for the next generation (1970 to 1975). 
Mars spacecraft power system. The ultimate goal of this study was to develop 
a power system design sufficiently detailed that it can be used as a hard reference 
from which a feasibility model (engineering model/breadboard) can be constructed. 
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2. SUMMARY 
Primary consideration was given to circuit configurations which would result 
in maximum utilization of solar array power and provide maximum reliability for 
both normal and abnormal modes of operation. Weight, reliability, solar array 
power utilization, system and equipme:':lt interactions, complexity, cost, testability, 
performance, and availability of equipment were factors considered in arriving at 
the optimum system. 
An optimum system applicable to both the flyby and orbiter mission has been 
developed and characterized in terms of weight, size, parts, power/energy margins, 
command and telemetry requirements, circuit types and redundancy, and major 
performance characteristics, along with a functional description. Detailed com-
parisons of the advantages a.nd disadvantages of the recommended system with 
respect to the existing Mariner-Mars system have been made. Section 3, Recom-
mended System, covers the aforementioned items. 
Section 4, Mission and Spacecraft Analysis, covers the mission characteristics, 
the selection criteria, design guidelines, and load power requirements as a function 
of mission phase. 
A multiplicity of possible solar photovoltaic power system configurations 
(Section 5) for the specified spacecraft power requirements were synthesized, 
evaluated,. and screened. A computer program developed by TRW on JPL Con-
tract No. 951574 was utilized during the preliminary power system configuration 
tradeoffs to select desirable systems with respect to weight, reliability and power 
utilization. The initial screening process culminated in the selection of five model 
systems (including the existing Mariner-Mars system) which were subjected to 
further detailed design tradeoffs. 
Section 6, Analysis of the Model System Equipment, covers in detail the 
design and performance characteristics of the equipment comprising the power 
systems: solar array, battery, array control, power conditioning, battery charger, 
and power switching and control. The existing Mariner-Mars equipment design 
has been evaluated. Areas where improvements can be made are identified. 
No attempt has been made in this study to optimize the existing -solar array 
design nor extend the solar array technology. These areas require extensive 
effort and are considered beyond the scope of this study. Electrical output charac-
teristics (I-V curves) based on the existing MM '69 solar panel design have been 
computed to allow for power system configuration tradeoffs. All the factors 
necessary for power output predictions, such as cell characteristics, temperature, 
fabrication losses, radiation damage, etc., have been accounted for. 
A silver-zinc (Ag-Zn) battery type is a logical choice for the missions of 
concern because of the requirement for a low number of charge/ discharge cycles, 
a relatively short life, and the weight constraints. The primary analysis was 
oriented toward improving battery reliability and providing proper charge control 
to extend battery life. 
The power source control is utilized to condition/ control solar array or 
battery power in a form compatible with the power user voltage regulation require-
ments. There are two basic approaches for source control: (1) separate controls 
for both solar array and battery and (2) single control. There are numerous ways 
in which circuits can be configured to perform these functions, depending on the 
solar array voltage variations, battery voltage characteristic s, and load voltage 
requirements. The advantages and disadvantages of these circuit approaches such 
as shunt regulators, zener limiters, series bucking regulators, boost regulators, 
buck-boost regulators, and maximum power tracking regulators have been fully 
evaluated both on an equipment level and on a system level. 
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Load power conditioning is used to convert bus power to a form suitable for 
spacecraft power users. The power distribution approach (ac) dictated by the 
Mariner·Mars spacecraft user equipment restricted the power conditioning equip· 
ment to what are commonly known as inverters. Various inverter configurations 
were analyzed and evaluated. In addition, tradeoffs were made to determine the 
optimum frequency to distribute ac power to the user loads. 
Unlike earth· orbit missions,battery charging efficiency is not of primary 
concern for the identified missions. Emphasis was directed toward simple and 
reliable battery·charging circuits such as series dissipative regulators and resistors. 
Various switching type chargers were eliminated since the efficiency improvement 
was not worth the additional circuit complexity. 
The function of the power distribution circuitry is to switch power on and off 
to spacecraft users in response to onboard or ground·initiated commands. Because 
these functions are essential to mission success. a reliable circuit design is 
highly desirable. Various circuit approaches. ranging from nonredundant to fully 
redundant designs have been synthesized and evaluated. 
Section 7. Systems Comparison and Selection, describes the significant 
advantages. disadvantages. weight. and reliability tradeoffs for each of the five 
model power systems. 
Section 8, Failure Modes and Effects Analysis. describes the analysis 
performed in determining the modes of failures for a power system and developing 
techniques and methods capable of detecting these potential or actual failures. 
After detection, remedial action must be taken to isolate the fault. and adequate 
protection must be provided to prevent damage to other power system components. 
Detailed evaluation has also been made of actual circuit design techniques to cir-
cumvent failures via approaches such as standby/parallel redundancy. majority 
voting, and quad redundancy. 
The reliability assessments for the various power systems, including the 
Mariner system, are included in the appendices. 
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3. RECOMMENDED SYSTEM 
3.1 SUMMARY 
The establishment of an optimum power subsystem configuration for a 
Mariner-class spacecraft is governed primarily by the need for improvements in 
solar array' utilization and reliability over that of the existing Mariner-Mars 
power system. 
The functions of the electric power subsystem are to: 
• Provide continuously all electrical power to the Mariner space-
craft during all phases of the mission. 
• Control the electric power, convert it to various voltages, and 
regulate it as necessary. 
• Provide load power switching and control. 
• Provide a master frequency reference. 
The chief characteristics of the recommended electric power subsystem are 
summarized in Table 3-1. The subsystem consists of a solar array, two Ag -Zn 
batteries; redundant buck-boost regulator, power source logic, power control unit 
(battery chargers, momentary booster, current monitors), power distribution 
unit, 2.4 kHz inverter, and 1<1>. 3<1>, 400 Hz inverter. 
The recommended system is as shown in the block diagram of Figure 3-1. 
This system provides a regulated 50 Vdc :1% bus for spacecraft loads such as 
heaters, TWT converter, and the ac power-conditioning inverters. The buck-
boost regulator is used to convert either the solar array or battery voltage to the 
regulated dc level. The major advantages of the buck-boost approach are its con-
version efficiency (92%) and ability to perform the power source regulation in just 
one unit. The present system requires zener diodes to limit the maximum solar-
array voltage and requires a boost regulator for conversion of solar array or 
battery voltage to the regulated dc level. 
Battery discharge is performed via quad diodes. System failure modes and 
effects analysis has clearly shown the mission catastrophic effects due to either an 
open or shorted battery discharge diode. The battery-charging scheme is char-
acterized by its simplicity, that is, using a current-limiting resistor and a switch 
used to terminate charging. Ground-backup capability is provided to override the 
automatic charge circuitry and allow manual battery charge control. 
Power-system reliability has been enhanced through incorporation of current 
limiting in the buck-boost regulator and incorporation of a heater bus. The power 
to the heaters can be switched off by ground commands to assure the ability of the 
power system to elude a current-sharing mode (in event of a momentary booster 
failure) and also to permit the system to be powered down in event of an overload 
malfunction. 
The failure detector requirements in the main power chain have been simpli-
fied and fail-safe circuitry has been incorporated. Power distribution circuitry has 
been made near fail-safe and is also protected against command failures. The 
number of power-conditioning units has been minimized (six units compared to the 
existing eleven units, including the zener diodes on the panels). 
The 2.4 kHz inverter provides +;at ac squarewave power to the spacecraft 
engineering subsystems and the expeilnfents. 3<1> 400 Hz power feeds the gyro 
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Table 3~ 1. Preliminary Specification, Electric Power Subsystem 
r--f POWER I SUCK-BOOST 1 r 2.4 KHZ f-SOURCE I -- REGULATOR r I INVERTER LOGIC 
J. 
~------- ------------ -------i 
I I 
I I : I MOMENTARY J r BATTERY I: 
I BOOSTER CHARGER I 
: I POI'IER I POWER CONTROL : 
I UNIT I H I¢>, 3¢> r- DISTRIBUTION L~ __ ~___ ____________ -------. 400 HZ INVERTER 
SOLAR 
ARRAY I BATTERY I 
DC 
( 
) 
Subsystem Function: Generate, control, and condition electric power for the 
loads. Provide load switching. Store electric power in 
battery and control battery charging. 
Performance Characteristics: 
Solar ar.ray power (1.0 AU) 
Solar array power after 3 mo 
in orbit (1. 612 AU) 
Main bus voltage 
Main bus impedance 
Power regulation 
Reliability: 
Physical Characteristics: 
Total subsystem weight 
3-2 
830 W 
371 W 
+ 50 Vdc :1% 
o to 50 kHz, $ 1 ohm 
Active buck-boost regulator uti-
lizing parallel and majority voting 
redundancy 
0.9706 for 1 yr 
113.77 lb, excluding solar array 
substrate and battery chassis ~i'. ~ 7' f' ;0.. .. 
.' 
-I 
SOLAR 
ARRAY r --;';;R ~;c~o~lz-l 
~~~ I 
I 
I 
I 
I 
I 
I 
I 
I 
r - -.., 
I = = I 11 1 I 
- - I Lj~~; ....J 
50VDC ±I% 
I 
BATTERY CHARGER FOR 
EACH BATTERY 
L ______ !:2W!!. C~~L~!!l.J 
AlC SUN GATE 
UNREGULATED 
DC 
r----
I rl1' I I I S 
I ,' 1 
I ,/ 
I 
I 
I 
I 
I 
I 
L 
L ___ _ 
( 
'f 
" 
STANDBY 
INVERTER 
12.4 KHz 
150 VRMS 
I 
I 
I 
1 
I 
___ 3.:..4~Z~V~E~ 
AC BUS 
,--------. 
I 1¢ I ~INVERTER I I +50 VDC r::-1SET~ rm RELAAyyL r:::::-l4--OR I O-~ ~TCI I 
F igur e 3-1. 
f O/t/c tfT (:.p A/14~ :z. 
td-l RESET 
.---_ ... CONTROL GYROS AND 
A/C ELECTRON ICS 
o 
o 
~-~ 
COMMAND 
INPUTS 
I 
I 
I 
I 
I 
I 
I 
I 
I 
~ 
Recommended System Functional 
Block Diagram 
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assembly, and 1<1> 400 Hz power is used for both the IR spectrometer and scan 
motors. A more complete functioning of the system and physical characteristics 
of its components are given in Subsection 3.2. Changes from the existing MM 
design are summarized in Table 3 .. 2. 
This section describes the operatiQn and characteristics of the proposed 
design. Reference will be made to the appropriate sections in the report describing 
the alternative approaches that were investigated. 
3.2 SUBSYSTEMCONFIG,URATION 
Of the many possible system configurations subjected to detailed investiga-
tions, the regulated bus approach utilizing an energy ladling buck-boost regulator 
offered the best overall system advantages. The comparisons between other com-
petitive power systems are delineated in Section 7. The recommended design is 
based upon a regulated dc bus (50 Vdc :!: 1%), followed by conversion and regulation 
of that part requiring conditioning. A functional block diagram of the electric 
power system is shown in Figure 3- 1. 
3.2. 1 Solar At'ray 
The selected power system configuration is compatible with the voltage 
characteristics of the existing Mariner solar array. The solar array (summarized 
in Table 3 M 3) consists of four panels containing 78 solar cells in series and a total 
of 224 cells in parallel. The electrical output of the solar array has been computed, 
based on the existing panel characteristics. Details of these computations including 
the various degradation factors are described in Subsection 6. 1. The calculated 
I-V characteristics at 1. 0, 1. 45, and 1. 612 AU are shown in Figure 3-2. Maxi-
mum power vs AU is depicted in Figure 3-3. 
3.2.2 Battery 
The recommended battery design (summarized in Table 3-4) consists of two 
Ag-Zn batteries operating in parallel with individual charge control circuitry and 
discharge circuitry. Each battery consists of 18 cells in series and contains a 
nominal 25 A-H capacity, which is approximately half the capacity of the present 
Mariner '69 design. Reliability analysis has shown major overall system relia-
bility improvements with redundant batteries. Each battery is sized to handle the 
maximum spacecraft loads for all modes :r.equiring battery power. Weight estimates 
show a net weight increase of 6. 1 lb (cell weight, charge/ discharge control) com-
pared to the existing nonredundant battery approach. 
3.2. 3 Solar Array/ BRttery Power Margins 
Solar array power and battery energy margins were determined on the baaia 
of the furnished load power requirements for a Mars Orbiter mission, the existinl 
solar-panel design, and the performance characteristics of the recommended power-
system design. 
3.2.3. 1 Battery Energy Requirements 
Battery energy requirements for the various mission phases are calculated 
below: 
Launch: Unregulated dc: 
2.4 kHz: 
34> 400 Hz: 
68.3 W 
(Heaters + TWT converter output) = 27 + 41.3 
188.95 W 
9.0 W 
. 266.25 W 
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Table 3 -2. Changes from Existing Design 
Item Existing MM Design Recommended Design 
1. Method of power Zener limiter and Buck-boost regulator 
source regulation boost line regulators 
2. Power source cur-
rent limiting None Current limiting in buck. 
boost 
3. Unregulated load 
bus voltage 25 to 50 Vdc 50 Vdc :i:l % (regulated 
oilS) 
4. Battery discharge 
diode Single Quad diodes 
5. Battery charger Series dissipative volt- Current limiting resistor 
age regulator with cur- plus a switch to terminate 
rent limiting charge 
6. Charging current S 1 amp 300 :i:50 milliamp 
7. Noncritical bus None Heater bus to allow tem-
porary removal of heater 
power 
8. Packaging 8.1 Power distribution Combined in one unit 
dc heater distri-
bution 
8.2 Power control Combined in one unit 
battery charger 
8.3 Zener diodes, Functions combined in 
main boost regula- one unit - buck-boost 
tor, standby boost regulator 
regulator 
8.4 Main 2. 4 kHz in- Combined in one unit 
verter, standby 
2.4 kHz inverter 
9. TWT converter Efficiency of 750/0 • Redesign to increase 
efficiency to 92% 
• Reduce filter weights 
as a result of operating 
off regulated dc bus 
• Incorporate current limiting 
<.J 
, . 
($' 
: .• 
10. 
11. 
12. 
13. 
14. 
15. 
Table 3.2. Changes from Existing Design (Continued) 
Item Existing MM Design Recommended Design 
Number of power 10 6 
conditioning units 
Numher of ba.tteries 1 2 
Reliability 0.8544 0.9706 
Power distribution Nonredundant Redundant 
2.4 kHz failure 
detector N onredundant Fail-safe design 
Weight summary 
Zener diodes 4.0 
Main and standby 
boost line regula-
tors 12.24 
Buck. boost regu-
latol' (redundant) 9. 1 
Power source logic 8.43 7.4 
Power distribution 2.0 14• 5 (includes Heater and dc power 2.0 redundant 
distribution circuitry) 
Power control 3.0 } 4.6 Battery charger 2.31 
Main and standby (includes fail-
2.4 kHz inverters 5.88 6.8 ure detector 
and current 
monitor) 
1<1>, 3<1>, 400 Hz 
inverter 3.87 3.87 
Total power 
conditioning 43.73 36.27 
Battery (less cover 
and chassis) 28.0 31. 5 
Solar array (less 
zener diodes and 
substrate) 46.0 46.0 
_·H·_ 
TOTAL 117.73 Ib 1i3.77Ib 
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Table 3-3. Preliminary Specification, Solar Array 
Performance Characteristics 
Initial powe r output (1 • 0 AU) 
Power output after 3 mo 
in MARS orbit (1. 612 AU) 
.!i~U.ability 
Physical Characteristics 
Total array area 
Total array weight 
(excluding substrate) 
Number array pa.nels 
Cells per spacecraft 
Cells per panel 
Cells in series 
Cells in parallel per panel 
Solar Cell Characteristics 
Type 
Output 
Bulk resistivity 
Cell size 
Cell thickness 
Cover glass 
Ultraviolet reflective coating 
3-8 
830 W 
371 W 
1. 0 for 1 yr 
83 ft2 
46.0 Ib 
4 per spacecraft 
17,472 
4,368 
78 
56 
N on P silicon 
60.0 mW AMO at +2SoC 
1 ohm-em 
2x2cm 
0.018 in. 
Fused silica 0.020 in. thick 
0.410 micron cutoff 
35 
30 
- --1--- - - ---- 1-- - - -
• 78 SEPIES CELLS 
--......... 
1.0 AU • 224 PAP.ALLEL CELL S 
, (54°C) 
• TOT AL AREA 63 fT2 
25 - - - - - - .~ - l- T 
Vi' 
... 
~ 
~ 
~ 20 Z - ~t-
.... 
'" 
'" ::>
u 
>-
« 
\.of eo:: 15 
'" I <1:
-0 
'" ~ 
0 
I ~ , 
- - -
-
1. 45 AU \ I (_2°C) 
V> 
10 
1,612 AU \ ~I (-16°C) 
\ -~ , \ 1 I 
\ '~ ~ 
5 
o 
o 5 10 15 20 25 30 35 40 45 50 55 60 
SOLAR ARRAY V OLTAGE (V I 
Figure 3-l. Sol 'l r Array I- V Characte ristics for Existing M a rine r '69 Deeign (Predicted) 
'I 
.,.. ~ 
1000 
900 
800 
700 
600 
SOLAR ARRAY 500 
"" 
POWER (W) 
I 
-0 400 
300 
200 
100 
0 
1.0 1.1 
I TYPICAL: 
~ MARS 
ORBIT r 
I DI STANCE
1 
AFTER 90 DAYS IN ORBIT----~ I 
363---~ 
1.2 1.3 1.4 1.5 1.6 
DISTANCE FROM SUN (AU) 
Figure 3-3 . Solar Array Maximum Power Ve rsus AU 
-...... 
1.7 
fl'> ,
~, . ~ 
, ' 
'I' 
Table 3-4. Preliminary Specification, Battery 
Performance Characteristics 
Nominal capacity 
Voltage 
Average discharge current 
Reliability 
Physical Characteristics 
Battery type 
Number of batteries 
Number of cells 
Charge control sensing 
Charge curreni 
Size 
Weight 
50 amp-hr (total) 
25. 8 - 34.6 Vdc 
15 amp (total) 
0.9917 for 1 yr 
Silver-zinc 
2 
18 series connected per battery 
Battery terminal voltage 
300 ±50 ma pel' battery 
11 x 9 x 8 in. for two batteries con-
tained in common chassis 
31. 5 lb total (excludes covel' and 
chassis) 
j: 
From Tabl0 7M2 the solar array utilization factor for the buckMboost system 
is 84. 40/0 (with improved TWT converter efficiency'). The battery utilization will be 
lower on account of two factors: 
a. Lower buck-boost efficiency when operating at battery 
voltages: M2% 
b. Losses in quad battery discharge diodes: M 7% 
Battery utilization factor for the recommended system is: 84.4% less 9% 
losses ~ 84,4% (91%) ;; 76.7%. 
. d 110min 266.25 - 638 W h Requtre energy = to min/hr 0.767 - . M r 
The energy requirements for the various Mars Orbiter mission phase are 
tabulated in Table 3M5. 
Table 3M5. Battery Energy Requirements 
r--' Depth of 
Duration Energy Available Discharge 
Mis sion Mode (min) (WMhr) (WMhr) (%) 
Launch and acquisiti.on 110 638 1350 47.2 
,', 
Midcourse maneuver 65 512 1150'" 44.5 
.. I .... ' .. 
Or bit insertion 65 468 950·· .. ·· 49.3 
Orbit time 65 468 950 49.3 
.', 
"'Assumption: 15% capacity degradation 
~:(~:c 
Assumption: 30% capacity degradation 
3.2.3.2 Solar Array Power Requirements 
Calculations have been made on the solar array power requirements for the 
major mission modes, based on the power profile (Table 4-2) and solarMarray 
power utilization of 84.4% (see Section 7 for details). Figure 3-4. depicts the 
power requirements for both the battery and the solar array as a function of 
mission phase. The sizing of the solar array is dictated by the TV sequence mode 
(363 W). The solar array margin at the critical design point (TV sequence) is the 
difference between the solar array capabilities (shown in Figure 3-3) and 363 W. 
Previous studies performed by TRW on the Voyager progran show that, for a Mars 
Orbiter mission. AU distances can vary from 1. 55 to 1. 65. The crossover point 
is 1.62 AU at which the solar array just satisfies the TV sequence load require-
ment; as such, the array power margin is highly dependent on the actual launch 
date with the present solar panel area constraint of 83 sq ft. 
Examination of the load profile (Figure 3-4) and the solar array power availa-
bility (Figure 3-3) shows that substantial power margins exist for other mission 
modes. For example, during cruise, the power available is 450 to 700 W, while the 
required power, including battery charging, is merely 370 W. At encounter, the 
power available at 1.55 to 1.60 AU is 420 to 390 W, respectively; as such, ample 
power is available for both the far encounter and for encounter playback modes. 
During Mars orbit, substantial power margins exist for the cruise, Earth occulation, 
and playback modes since these loads are approximately 60 to 100 W less than the 
TV sequence load (which the solar array is sized to meet). 
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3. Z. 4 Buck-Boost Regulator 
The primary requirement of the unit is to convert either battery or solar 
array voltage (2.5 to 65 Vdc) to a regulated 50 Vdc :1%. The main features of the 
regulator are summarized in Table 3-6. 
3.2.4. 1 Basic Operation 
Figure 3-5 illustrates the basic energy ladling circuit, supplying a load 
resistance, R. The energy-storage inductor, L, has a linear flux versus MMF 
characteristic with a slope. K. It has a primary win~ing, N 1, and ~ secondary 
winding, N2.' with magnetizing inductances, Li = K N1 and L = KN , respectively. 
The transistor switch, Q, is externally controlled to furn on ~nd of'tcyclically with-
in a time period, T. A steady-stE.te operating cycle of this circuit with input voltage 
e. and output voltage e is described in the following paragraphs. ln 0 . 
During the time interval Ton. when Q. the transistor, is switched on by the 
base drive circuit. the current i1 m N1 causes the inductor to absorb energy from 
the input source. Meanwhile, diode CR blocks any current in N2.' Thus, a given 
quantity of energy is stored in the inductor during Ton' When Q is turned off, the 
MMF continuity demanded by the inductor causes iZ to flow immediately through the diode to charge the filter capacitor, C. and load, R. The energy stored in the 
inductor during Ton is thus released to C and R during Toff' 
Figure 3-6 illustrates the circuit waveforms during one steady-state operating 
cycle, assuming ideal components in Figure 3-5. Voltage e1 = ein across N1 during 
Ton causes i1 to increase from ia to ib at a constant rate ei'n/KN~, while i2 is 0 in 
N2 • At the end of T ,the continuous MMF acting on the inductor causes ~ = N 1 ib/NZ to start flo&Png in N, and decreasing at a constant rate e IKN~. During 
thlS time interval. T ff" i1 = O. Since the increase of MMF N D-i~ durmg T 
should be identical tOOlts decrease during Toff for a steady-state operation t8nexist, 
from which 
Thus, despite a variation in input voltage. a constant output voltage can be main-
tained by controlling accordingly the ratio TonI Toff with the base drive circuit. 
Figure 3-7 shows the circuit waveforms before and after the occurrence of 
an output short at t = t1 when the power transistor. Q. is conducting. Current i1 
does not increase abruptly, as Q sees only the inductor with inductance L1 and not 
the short circuit in the output. While N1 TonD-i1 = NZ Toff D-iZ for each cycle before 
the short condition at t = t1. N1 TonD-i1 NZ Toff D-iZ = 0 after t = t1 as the output 
voltage becomes 0 during Toff. Therefore, the current level of i1 is steadily 
increased on each succeeding cycle. Current limiting is provided as shown in 
Figure 5-Z. Thus during either a startup or a severe output short. no power-
conditioning component is subject to excessive stress of any voltage or current 
transients. This is in contrast to the more conventional designs where heavy inrush 
current l'llay occur during startup and an output short is reflected back to the power 
source within a half-cycle of the operating frequency. This immunity of the power 
components in the energy ladling circuit to high-voltage and/or high-current tran-
sients greatly enhances the system reliability. 
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Table 3- 6. Preliminary Specification, Buck- Boost Regulator 
Functions 
• Conditions raw power from the solar array or battery 
to a regulated dc voltage. 
• Provides current and voltage telemetry. 
Performance Characteristics 
Input voltage 
Output power 
Output voltage 
Regulation 
Rated efficiency 
Ripple 
Spikes 
Transient response 
Reliability 
RedundanE 
Physical Characteristics 
Size 
Weight 
25 to 65 Vdc 
240 to 340 W 
50 Vdc 
::1:1 percent where regulation is defined 
as the maximum deviation of output 
voltage from the nominal due to com-
bined effects of initial adjustment, 
input line val'iation, temperature 
coefficient, load r.ange, and stability. 
92 percent at 340 W output and input 
voltage range 45 to 50 Vdc 
400 mV peak-to-peak 
700 m V peak-to-peak 
Maximum voltage deviation of ::1:70/0 for 
50- W load change, :1:1% regulation within 
20 msec 
0.9998 for 1 yr 
Parallel-operating powel' stages and 
majority-voting control circuitry 
3-15 
5 x 7 x 6 in. 
9. 1 lb 
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In addition, unlike some of the more conventional approaches, the output power 
of the energy ladling circuit is handled only by a single dc-to-ac inversion process 
into which nondissipative regulation can be easily incorporated. This feature 
generally results in a simpler and more efficient circuit for the power-conditioning 
system. 
3.2. S Battery Charger 
The proposed charger consists of a current-limiting resistor (quad), a 
majority voting battery voltage sensor, a relay, and relay driver. The circuit 
operates as follows: 
a. Battery charging is initiated by a command from the CC&S 
or by a ground command. 
b. Battery current limiting is provided by the current-limiting 
resistor between the regulated SO-Vdc bus and the battery,. 
A 600 resistor will limit the charging curr.ent to 300 :l:SO mao 
c. Battery charging is terminated when the terminal voltage 
reaches 3S.4 Vdc. Two-out-of-three majority voting circuits 
are provided for fail-safe operation. 
d. The relay driver circuitry is also redundant which is similar 
to the relay driver configuration in the power distributicn 
circuitry. 
e. Ground back-up for charge termination is provided. 
The primary advantages of this approach are: 
1. Simplicity in charging 
2. No active series voltage limiter nor current limiter 
3. Control is done at a low power level, enhancing redundancy 
methods with low attendant weight increases, 
Alternative battery-charger schemes, both passive and active, have been evaluated 
and discussed in Subsection 6. 10. Both the battery charger and the momentary 
booster (described in an ensuing section) will be contained in a unit known as a 
power control unit (summarized in Table 3 -7). 
3.2.6 Momentary Boos~ 
The momentary booster is similar to the existing Mariner unit. The booster 
is energized wherever undesirable load-current sharing exists between an oriented 
solar array and the battery. The logic consists of an "AND" function occurrence 
of a sun signal (array oriented) and the solar-array operating voltage dropping 
toward battery voltage. Ground backup capability is provided to get out of the 
sharing mode via removal of the experiment and heater loads. A discussion of such 
follows: 
3.2.6.1 Load Sharing 
An analysis has been made to detel'mine whether the existing MM '69 configu-
ration has the capability to remove sufficient loads to get out of a load-sharing 
mode. 
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Table 3 -7. Preliminary Specification, Power Control Unit 
Functions 
---
• Controls battery charging and termination. 
• Provides momentary boosting during loadwsharing 
mode. 
Performance Characteristics 
Battery Charger 
Input voltage 
Charging current 
Charge termination voltage 
Momentary Booster 
Input voltage 
Output voltage 
Output power 
Output impedance 
Reliability 
Redundancy 
Momentary booster: 
Battery charger: 
Physical Characteristics 
Size: 
Weight: 
50 Vdc :i: 1% 
300 :i:50 ma/battery 
35.4 :i:0. 2 Vdc 
25 to 35.4 Vdc 
44 Vdc min 
150 W at 26 Vdc 
4.5 ohms 
0.996 for 1 yr 
N on redundant 
Majority voting and component 
redundancy 
7 x 7 x 6 in. 
4.6'lh 
.,,:.-
Table 3-8 lists the fixed loads and the loads which can be switched. 
Table 3-8. Fixed and Switchable Loads 
Fixed Loads 
Equipment Z.4 kHz 
TWT (Hi) 89 W 
RFS 3Z.Z 
CC&S 19.0 
FTS 15.0 
FCS 3.2 
PWnD 2.25 
Total 160.65 W 
dc Heaters 15 W 
Total Fixed Loads: 2.4 kHz 160.65 W 
dc 15.0 W 
Switchable Loads 
nss (on) 
DSS (off) 
Experiments (on) 
Experiments (o£f) 
10-23 W (Z.4 kHz) 
10 W (de) 
71 W (Z.4 kHz) 
50 W (de) 
160 65 Solar Array Power = ~ • 11 + 15 
2.4 BR 
11 Z• 4 = Efficiency of Z. 4 kHz inverter 
= 91% 
11 BR = Efficiency of boost regulator = 89% 
The minimum switchable load condition is when the DSS and experiments are 
turned off; as such, the heaters will consume 60 W. 
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Solar array power requirements: 
160.65 
Fixed loads: 0,91 (0,89) + 15 = 198 + 15 = 213 W 
60 
Heater power = 0,91 (0,89) = 74.0 
Total array power required = 213 + 74 = 287 
The array capability (during a load-sharing mode) at the unregulated bus 
voltage of 25 V (for minimum battery voltage) is 25 V (12A) = 301' W at 1.45 AU 
and 25(9.25) = 231 W at 1. 612 AU. These power capability computations are based 
on the solar array I~V characteristics depicted in Figure 3-2. As such, for the 
Mars Orbiter mission where the AU range can extend to 1. 612 and greater, load 
sharing cannot be terminated unless the loads can be reduced to 231 W or less. 
For the flyby mission (1. 45 AU), the present MM system design is .adequate for 
ground backup control of the undesirable load· sharing condition. Spacecraft loads 
for the proposed power system design can be reduced to 197 W by removing heater 
power momentarily via ground command. This is accomplished by a switchable (on-
off) heater bus. Therefore. with this backup capability, redundancy is not essential 
in the momentary booster design. 
3.2.7 2.4 kHz Inverter 
The 2.4 kHz inverter (summarized in Table 3-9) consists of a mainf2d 
standby inverter. which converts the regulated input (50 Vdc) to 50 Vrms -3% ac. 
Included in this unit is a frequency standard created by a crystal oscillator, 
inverter failure detector. and a current monitor. The primary failure detector 
requirements have been greatly simplified as discussed in Subsection 6.7. 
3.2.8 1</1. 39> Inverter 
The 1$, 3$ 400 Hz inverters (summarized in Table 3-10) convert the regu-
lated 50 Vdc into single and three-phase 400 Hz square wave outputs that are 
synchronous with the 2.4 kHz square wave. Tradeoff studies on TRW spacecraft 
designs have shown that a nonredundant gyro package is usually less reliable than 
a nonredundant 3$ inverter; as such, overall spacecraft system reliability tradeoffs 
would show that making the 3$ inverter redundant is not warranted. The relatively 
low power stresses (15.5 W). the low operating duty cycle operation of the 1 $ 
inverter. and its inherent design simplicity does lJ,ot warrant full redundancy 
(standby) unit with a failure detector. Partial redundancy, as described in Sub-
section 6.8, can be incorporated for a small weight increase. 
3.2.9 Power Source Logic 
The power source logic (summarized in Table 3-11) contains the solar cell 
string blocking diodes, battery discharge diodes, internal/ external power control. 
and current and voltage telemetry. 
3.2. 10 Power Distribution 
The proposed power distribution (summarized in Table 3-12) consists of the 
following: 
a. Redundant switching and control circuitry for DAS , science, 
scan on/ off. approach guidance on/ off. DSS on/ off, attitude 
control on/ off. heater bus power on/ off. 
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Table 3-9. Preliminary Specification. 2.4 kHz Inverter 
Functions 
• Converts the main bus voltage to 50 Vrms ac at 2.4 kHz. 
• Provides reference frequency source. 
Performance Characteristics 
Input voltage 
Output 
Voltage 
Regulation 
Load 
Spikes 
Rise/fall time 
Power factor 
Efficiency 
Frequency 
Sync 
I!ree run 
Reliability 
Redundancy 
Power handling stages 
Frequency source and low level drive 
Failure detector 
Physical Characteristics 
Size 
Weight 
50 Vdc :1:1 % 
50 Vrms 
+2, -3% 
90 min/195 max W 
5 V max. 5 !1sec 
duration 
5 :1:4 !1sec 
0.95 lag min 
91 percent at 187 W 
output 
2400 Hz :1:0.01% 
2800 Hz ±5% 
0.9994 for 1 yr 
Standby 
Fail-safe 
Fail-safe 
6 x 6 x 7 in. 
6.81b 
f, .... 
~~. 
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Table 3-10. Preliminary Specification. 1<1>. 3<1>. 
400 Hz Inverter 
Function 
• Converts main bus voltage to 1<1> and 3<1> ac power 
synchronous with the 2.4 kHz frequency. 
Performance Characteristics 
.!.P. ~ 
Inpllt voltage 50 Vdc ±10/0 50 Vdc ± 1% 
Output 
Voltage 28 Vrms ±5% 27.2 Vrms ±5% 
line-to-line 
Load 12 min/21 max W 9 min/i5 max W 
Wave shape Square wave Quasi-square wave. 
third harmonic 
Rise/fall time ~ 20 f-Lsec To be determined 
Lagging power 
power 0.8 min 0.5 min 
Spikes 2 V max To be determined 
Efficiency 83% at 15 W 770/0 at 9 W 
Frequency 400 ±0.01% 400 ±0.01% 
Reliability O. 9967 for 1 yr for 1 <I> and 3<1> inverter 
Redundancy 
• Fully redundant bias supply and 2.4 kHz excitation for 
synchronizer 
• Majority voting synchronizer· 
Physical Characteristics 
Size 
Weight 
6 x 5 x 4.5 in. 
3.87 lb 
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Table 3 -11. Preliminary Specific ation, Power Source Logic 
Functions 
• Provides diode isolation for solar panel sections 
• Provides battery discharge 
• Provides control for external power source or 
internal battery to the system 
• Provides current and voltage telemetry 
Performance characteristics 
Maximum power dissipation (sunlight) 
Maximum power dissipation (maneuver) 
Reliability 
Redundar.·.cy 
Physical characteristics 
Size 
Weight 
6.5 W in blocking diodes 
20 W in quad battery 
discharge diodes 
0.9904 for 1 yr 
Quad battery discharge 
diodes 
5 x 7 x 4. 5 in. 
7.4 lb 
:;, 1'· >~,,). 
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Table 3-12. Preliminary Specification, Power Distribution Unit 
Functions 
• Controls and distributes ac and dc power to experiments, 
heaters, and spacecraft power users. 
Performance characteristics 
Input voltage 
Command signal 
Output voltage 
Reliability 
Redundancy 
Physical characteristics 
Size 
Weight 
3.25 
50 Vdc :1:1% 
50 Vrms +2/.3%, 2.4 kHz 
100 msec, 30-Vdc pulse 
50 Vdc :1:1% 
50 Vrms +2/.3%, 2.4 kHz 
0.999 for 1 yr 
Fail-safe design 
6 x 6 x 6.5 in. 
4.5 lb 
b. Dc heater fuses and distribution 
c. Dc current monitor 
The details of the selected redundant circuit design of the power distribution cir-
cuitry and the alternative approaches are described in Subsection 6.9. 
\ 
3.2. 11 Critical/Noncritical Buses 
The investigation of the Mariner power distribution revealed only two types of 
subsystems whose busses can clearly be labeled noncritical: experiments and 
heaters. However, several other busses can be termed not quite critical either 
because they are used only in the beginning of the mission or because their failure 
would still leave some usefulness in the mission. These busses are: 
a. Data Storage Subsystem (DSS): A failure of this subsystem 
would leave real-time telemetry available, but all stored 
data wbuld be lost. 
b. Inertid Platform: This assembly is not used after orbit 
insertion and orbit trim modes. 
c. Fli ht Command Subs stem (FCS): After trajectory correc-
tions, the mission can (should be fully automatic, controlled 
by the upgraded CC&S Subsystem. 
d. Scan Control Logic: This bus is almost critical because three 
out of four experiments lose most of their meaning without 
pointing at Mars. 
e. pyro:. Most of this subsystem's functions are performed early 
in the mission and the remaining functions (actuation of scan 
platform, IRS motor) occur at/near Mars encounter. It is 
doubtful that something can be gained by fusing the pyro bus, 
because the pyro subsystem includes current limiting resistors. 
3.2. 11. 1 Undervoltage Protection 
Under voltage protection is usually incorporated in systems where repeated 
battery charge/ discharge cycles occur (low-earth orbits, for example) in order 
to protect the spacecraft system from losing primary power. Protection is pro-
vided by automatically removing nonessential loads whenever the source bus voltage 
(battery) drops below a preset value. Under voltage protection is not recommended 
for the flyby! orbiter mission for the following reasons: 
a. Loads are either current limited or fused to protect against 
excessive power drains. 
b. Telemetry and ground commands are available to remove 
nonessential loads in the event of system faults. 
c. Current limiting is provided in the buck-boost regulator to 
allow sufficient time for corrective action to be taken. 
Note: In low earth orbits battery, undervoltage can occur due to gradual 
capacity degradation as a function of cycling or insufficient recharge in a given 
orbit for various reasons such as low array capacity, load malfunction,battery 
charger malfunction. The probability of the occurrence of battery undervoltage for 
a Mars flyby! orbiter mission is minimized by the long recharge time, the relatively 
low depths-of-discharge (~ 50%), and by only four charge! discharge cycles. 
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3.2. 11. 2 Power Subsystem Grounding 
The proposed power subsystem will have three classes of buses which are dc 
decoupled from each other: the primary bus, connecting array and battery to the 
buck-boost regulator; an intermediate bus connecting the buck-boost regulator to 
the inverters and to the TWT converters; and secondary buses beyond these points. 
The secondary buses are outside the scope of this study, but the grounding of 
the intermediate bus must be considered. There are three choices: to leave it 
floating, to ground it to the spacecraft reference plane at an optimum point, 01' to 
return the ground lead and combine the ground with the primary bus. It is not 
practical to leave it floating, but the two other choices warrant some discussion. 
The intermediate bus contains rather noisy loads and one EMC consideration 
demands the placement of the ground as close as possible to either the noisiest or 
to the most susceptible unit in the (sub) system. It is probable that the TWT con-
verter will satisfy both these requirements. 
Whether this point should be made the single primary return point by grounding 
battery and array to it 01' whether there should be two ground points, one for the 
primary and one for the intermediate bus, is a question that depends on many sys-
tem parameters, such as: 
• Spacecraft equipment layout 
• Bonding consistency and extent in the spacecraft reference plane 
• Interference characteristics of end users (TWT, etc.) 
• Isolation in inverters and converters 
• Overall isolation between primary and intermediate bus. 
The preliminary recommendation is to ground the intermediate bus near the 
TWT converters and to ground the primary bus near the battery separately. A 
final decision needs additional analysis and system tests to answer questions on the 
above parameters. 
3.2. 12 Telemetry Requirements 
Due to the limited capacity of the MM '69 (or any) telemetry system, priorities 
must be developed for the parameters competing for assignments. Usually, the 
more important parameters are sampled at the faster rates, but there are excep-
tions; for instance, battery temperature which, in spite of its prime importance. 
can be sampled at fairly long intervals because of its slowly varying condition. 
Telemetry priol'ities forQthe existing Mariner spacecraft are established in 
general terms. Engineering measurements are grouped as follows: 
a. Measurements necessary for flight operations during a no-
failure miss ion. 
b. Verification of onboard events. 
c. Measurements required for selecting between alternate 
modes of operation. 
d. Measurements of subsystem parameter s directly affecting 
system performance. 
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e. Measurements necessary to evaluate the performance of st~b­
systems not previously flown. 
f. Measurements necessary to evaluate the performance of sub-
systems previously flown. 
This range of priorities has been used in Table 3-13 to establish a priority 
matrix for the electrical power subsystem parameters. Existing channels are 
shown with their number and proposed additional channels are shown with a P. 
In the list of priorities given in the TRW proposal for this study, three 
priorities regarding power subsystem were given: 
a. Measurements to evaluate subsystem performance and the 
need for backup modes. 
b. Measurements necessary for ground checkout. 
c. Performance check of black box parameters. 
Priority b. warrants some further discussion. While it may appear desirable 
to have all parameters checked out through the telemetry system, it is not 
desirable to burden the telemetry system with data that is required only rarely or 
is of lesser importance. Several desirable measurements for ground checkout are 
the following: 
a. Main/ standby power select 
b. 400 Hz, 3cjl, output voltage 
c. 400 Hz, 1cjl, output voltage 
The first of these parameters should be included in the telemetry assign-
"ments. A crude check of the 400-Hz equipment operation is available through 
telemetry of inverter input and/ or output interfaces; therefore specific 400-Hz out-
put voltage telemetry is not deemed mandatory. 
Table 3-14 lists ranges and accuracies of the chosen analog parameters. 
Since the influence of other subsystems (thermal, etc.) is not known, the ranges 
listed are rather wide and can probably be narrowed during a spacecraft system 
study. The accuracies are a compromise between the aim of the component designer 
(usually O. 5 to 1%) and the realities of an economic telemetry system end to end 
(2 to 5%). In most cases, absolute accuracy is not as important as is the ability 
to show drift from an initial flight condition. 
The limited engineering channel capacity of Mariner '69 has been almost 
fully assigned. Per the existing MM telemetry allocations, four Type 200 channels 
remain open as spares. Additional telemetry of power subsystem parameters must. 
therefore, be either programmed for these spares or it must displar.:e a present 
channel as signment. 
The following parameters, which are not telemetered now, are worth serious 
consideration. Most of them fall into Categories band c listed in Paragraph 3.2. 11. 
A temperature monitor on the main inverter may permit temporary cooling 
(by switching off noncritical loads) in case of a partial overload. 
A discrete signal showing the actuation of the A/C enable relay is recommended. 
This is necessary because only the start up of gyros is telemetered by a discrete 
in the attitude control subsystem and, in case of failure. the existing discrete would 
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Table 3 -13. Priority Matrix for Electrical Power Subsystem 
Dt' s,' I' illl ion Channel a b t' d 
PSL "utPlit \"olta)(l' II <, x 
Bath'ry \'olta)(l' 206 x 
Battery charger output current ZI6 x 
Arrn}' + X panel, ,'urrent 221 x 
Array + Y panel, IItrent 223 x 
Battery output ,'urrcnt 225 x 
Array· X panel, ,'u~'r('nt 2Z2 x 
Array· Y pancl, ,'urrcn! 224 x 
Invertl'r output current 204 x 
l\wt'rter output "oltage 203 x 
Boost regulator input current 226 x 
Boost rl'gulator output current 215 x 
-l00 Hz iJwcrters, input current 205 x 
PSL dc bus current 300 x 
Standard ,'ell currl'nt 424 
Standard cell "oltage 423 
Rad res cell current 425 
Battery temperature 405 x 
+ X panel inboard temperature 439 
... X panel outboard temperature 419 
+ X panel open EC I x 
Y panel open EC 2 x 
• X panel open EC 3 x 
• Y panel open EC 4 x 
Gyros ON EC I x 
Inverter temperature P x 
AI C enable discrete P x 
:\lainl standby channel discrete P x 
Regulated dc voltage P x 
400 Hz, 1$. output, discrete P x 
400 Hz, 3<1>. output, discrete P x 
Battery cell voltage (3 cells) P(x6) 
Note I - These channels could be eliminated, if absolutely necessary. 
Note 2 - Higher sampling rate desirable. 
Note 3 - Requires ground backup command, 
(1 £ Notes 
Note Z 
Note 2 
Note 2 
Note 2 
Note I 
Note I 
Noto 2 
x 
x 
x 
x 
x 
Note 3 
x 
Numori<'ai 
Prlority 
4 
I 
S 
14 
IS 
B 
1(, 
17 
2 
25 
9 
24 
23 
6 
20 
21 
22 
3 
18 
19 
10 
II 
12 
13 
7 
14a 
7a 
13a 
3a 
23a 
22a 
25a 
Table 3-14. Analog Parameter Ranges and Accuracies 
Descri2tion Parameter RanRe (max) 
PSL output voltage V 20 to 80 
Battery voltage V 20 to 40 
Battery charger output current A O. 1 to 2 
Array +X panel, current A 1 to 8 
Array +Y panel, current A 1 to 8 
Battery output current A o to 30 
Array -X panel, current A 1 to 8 
Array -Y panel, current A 1 to 8 
Inverter output current Vrms 2.5 to 5 
Inverter output voltage Vrms 40 to 60 
Buck-boost/ regulator input 
current A 5 to 30 
Buck-boost/regulator output 
current A 2 to 15 
400 Hz inverters, input current A 0.2 to 1.2 
PSL de bus current A 5 to 30 
Standard c ell voltage mV 200 to 800 
Standard cell current ma o to 300 
Rad res cell current ma o to 300 
Battery temperature of 20 to 100 
Panel inboard temperature of -2600 to + 2000 
Panel outboard temperature of -2600 to + 2500 
Inverter temperature of o to 150 
Battery cell voltage V 1 to 2 
Desired 
Accura~ 
:l2% 
:2% 
:t:3% 
:t:5% 
:t:5% 
:t:3% 
:t:5% 
:t:5% 
:t:3% 
:t:2% 
:t:5% 
:t:5% 
:t:5% 
+3% 
:t:3% 
:t:3% 
:t:3% 
:t:2° 
:t:5° 
:t:5° 
:t:3° 
:t:2% 
.""\ 
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'.~ ,4:,· not reveal whether the failure was in the A/C enable relay, the 400 Hz 3q, inverter, 
or the gyro platform. A 400-Hz output voltage monitor seems desirable, but not 
mandatory. 
The position of several power subsystem relays should be considered for 
telemetry of discretes. Several such measurements can be grouped into one 
channel. Examples are the mainl standby switch for the 2. 4-kHz inverter and the 
m.:>mentary boost c.>nverter relay. The latter is difficult to implement, because of 
the momentary mode of operation. 
The telemetry of the boost regulator (BI R) and inverter chain of the existing 
Mariner system has some drawbacks. Only the main BIR has output current telem-
etry. There is no indication other than this indirect one) which BIR and inverter 
are ON. These comments would not be applicable On the proposed design that uses 
a parallel-operating, redundant, buck-boost regulator. 
The RF Subsystem (RFS) load on the dc power bus is one of the biggest and 
most critical loads on the spacecraft. The assignment of its curreut monitor to 
Class 300 may yield measurement intervals of over 1 hr in Mode II. Transfer of 
this channel to Class 200 and use of the 300 Channel for the discretes mentioned 
above are suggested. 
Output measurements of the main inverter and of the battery charger should 
be made more often, but no Type 100 channels are presently available. 
It would be desirable to monitor battery cell voltage. Range is 1. 2 to 2.0 V 
with :2% accuracy desirable. Since it seems almost impossible to provide 18 new 
analog monitors, three such cells could be combined for one measurement. Cell 
voltage behavior is a very good indicator of the battery state-o£-health. When 
charging the battery with limited constant current to a fixed voltage level, charging 
current telemetry become s of less importance. 
A discrete telemetry point and an on-off ground command is proposed to 
disconnect the highest-powered heaters frot~'l the power source in case of emergency. 
The two groups of heaters to be ground switchable are the dc group which consumes 
about 25 Wand services IRS, platforms, and narrow TV; and the T/C-1 group, 
which consumes 50 Wand services IRS, TV, UVS, and Bay 7 (Reference 'l'ables 
4-1 and 4-2). Heaters being simple resistive devices, current or voltage monitor 
does not seem warranted on these busses. In case of a short, the heater busses 
are protected by fuses. 
A discrete telemetry point is proposed on the mainl standby switch. In the 
proposed new configuration this switch would switch only the main inverter since 
the buck-boost regulator is part-redundant. 
If available power or other telemetry requirements force a reduction of 
power subsystem telemetry channels, the following channels could be eliminated: 
a. Battery Current. In spite of its importance, this parameter 
can be computed from the other current measurements. 
Only in the battery test load mode would no current reading 
be available. The elimination of current telemetry usually 
offers a greater saving in power and parts than elimination 
of voltage or temperature telemetry. 
b. 400-Hz Input Current. This current monitor could be 
replaced with a voltage monitor on one or both 400-Hz 
inverters. These monitors could be on-off discretes 
l'ather than analog channels. 
3.2. 13 Weight and Volume Analysis 
The weight density (lb/part) and volumetric density (in. 3/part) utilized in the 
following estimates are based on TRW· s past experience with similar electronic 
hardware designs. 
3.2. 13-1 Buck-Boost Regulator 
Weight estimate: Magnetics 
Chassis 
235 components at 
4.31b 
2.51b 
0.01 lb/part 
Total Weight: 
Volume ~ 0.8 in. 3/part := 210 in. 3 
Total envelope = 5 x 7 x 6 in. 
3.2.13.2 Power Source Logic 
4.31b 
2.51b 
2.31b 
-
9.1 Ib 
Total component count for this unit, including 14 magnetics and 24 diodes, 
is 134 parts. 
Estimated size: 
Estimated weight: 
4.5 in. Height 
Width 
Length 
7.0 in. 158 in. 3 at 1. 17 in. 3 part 
5.0 in. 
7 current monitors (85 components) 
24 power diode s 
Remainder of unit including: 
49 components 
Wire 
6 connectors 
Enclosure 
Kinetics switch (2 ea) 
Total Weight: 
1.5 Ib 
1.0 Ib 
0.3 
0.5 
0.3 
1.8 
2.0 
7.4 lb 
h 
f, 
i 
I 
:. ,--- -.. '-. _. '- .:.~~ .. -
3.2. 13.3 Power Distribution and Heater Distribution 
This unit contains the redundant switching and control circuitry for the 
following: 
a. DAS, science, scan on-off 
b. Approach guidance (AI G) on-off 
c. Data storage subsystem (DSS) on-off 
d. Attitude control (AI C) on-off 
e. Dc heater on-off 
Also, it contains the following: 
f. Dc heater fuses and power distribution 
g. Dc current monitor 
The estimated weight and volume of 525 total parts, including fuses, is 
Weight 
Volume 
::: 
::: 
4.5 lb at 0.0086 lb. !part 
0.45 in. 3/part ::: 236 in. 3 
Envelope::: 6 x 6 x 6.5 in. 
3.2. 13.4 Power Control Unit 
The weight estimate is based upon the following functions in one black box: 
a. Share modt! detector 
b. Momentary booster 
c. Two current monitors 
d. Battery charger 
1. Redundant relay driver 
2. Majority voting differential amplifiers 
3. Charging resistors 
Total number of parts: 650 
Estimated weight: 4. 6 lb at 0.007 lblpart 
Estimated volume: 290 in. 3 7 x 7 x 6 in. 
3.2. 13.5 Redundant 2.4 kHz Inverter 
.The unit is comprised of the following: 
a. Main and standby 2.4 kHz inverter 
b. Failure sensor 
3-33 
c. Current monitor 
Magnetics: 
Chassis: 
406 components: 
at 0.0086 lb/part 
Volume: 
Size: 
1. 8 lb 
1.5 
3.5 
6.8lb 
250 in. 3 at 0.6 in. 3/part 
6 x 6 x 7 in. 
3-34 
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4. MISSION AND SPACECRAFT ANALYSES 
4.1 INTRODUCTION 
The initial effort involved the definition of the mission and spacecraft charac-
teristic s. the requirements imposed on the power system. and the establishment 
of design tradeoff criteria and guidelines to be applied toward the design and selec-
tion of the optimum power system. 
Two missions have been identified for this study: Mars Flyby and Mars 
Orbiter. The orbiter will be based on 90 days in Mars orbit with no eclipse seasons. 
Specific launch dates have not been determined, but an early 1970 period is assumed. 
Launch dates and time will be considered in the comparative analysis as variables. 
Analyses performed in the courSe of TRW's Voyager studies show a range of Mars-
Sun distance (AU) dependent on the launch date. Typical values for arrival are 
1. 388 to 1. 612 AU and'. 47 to 1. 66 AU for arrival plus 90 days in orbit. Transit 
times can vary from 11') to 230 days. The spacecraft configuration will be the 
Mariner '69 which is fully attitude-stabilized in three axes and uses the Sun and 
Canopus as referenced objects. The spacecraft carries scientific instruments to 
obtain data on the Martian environment, atmosphere, surface properties, and 
biological life. The spacecraft body is octagonal in shape with four fixed solar 
panels comprising a total area of 83 sq ft. Louvers on the equipment bay provide 
thermal control. The spacecraft engineering equipment and experiments will be 
very similar to the Mariner-Mars '69 except for valve and gimbal equipment for 
orbit insertion (orbiter mission). 
4. 1. 1 Selection Criteria 
The selection criteria applied to the various model power system configura-
tions are discussed in the following paragraphs. 
4. 1. 1. 1 Solar Array Power Utilization 
Utilization of the maximum available power is highly desirable as it results 
in spacecraft load growth capability, increased allowance for array degradation, 
or successful operation in flight with higher than normal loads. The constraint on 
the power system design is to satisfy all power requirements with an 83 sq ft array. 
4. 1. 1. 2 Reliability 
Other than the minimum assessment goal of ~ 0.90, the following aspects of 
reliability are applicable~ 
'\ 
a. Ability of system to detect failures and provide corrective 
action 
b. Failure modes and effects 
c. Testability 
d. Utilization of proven components and derating of components 
e. Complexity 
4. 1. 1. 3 Weight ";,J! 
Weight is a parameter to be traded off with system reliability. The weight 
allocations are as follows: 
Solar array (less structure) 
Battery (less chassis and cover) 
plus power processing equipment 
Total 
4. 1. 1.4 Demonstrated Design 
50.0 lb 
71. 7 lb 
121.7lb 
Demonstrated design is highly desirable for it minimizes design risk and 
development tinle, and narrows the uncertainty in the performance calculations. 
4. 1. 1. 5 Interface Simplicity 
Simplicity in the electrical, mechanical, and especially the thermal interface 
with the spacecraft configuration and power user equipment is desirable. 
4. 1. 1. 6 Flexibility 
Effects of launch/arrival dates, solar array temperature predictions, and 
solar array degradation are to be minimized as well as dependence on predicting 
battery charge/discharge voltage within narrow tolerances. The capability of the 
system to operate over wide limits of load, source voltages, environment, and 
abnormal mode operation is to be provided. 
4. 1. 1. 7 Unregulated Bus Voltage 
Minimization of the present 2: 1 swing in unregulated bus voltage will provide 
advantages as follows: 
a. Allow for ease in design (greater reliability) for users of 
unregulated bus voltage (TWT's, heaters, low-level cir-
cuitry) . 
b. Allow for increase in power utilization via reduction of 
TWT power (TWT converter efficiency decreases for 
wider input voltage range) and reduce the variability in 
power consumption of unregulated bus power users. 
4. 1. 1. 8 Transient Response 
The ability of the power system to provide a low source impedance continu-
ously will minimize load switch~ng transients. Many loads (TWT, heaters, experi-
ments, etc.) are switched on/off during the mission. 
4. 1. 2 Design Guidelines 
Several selected design guidelines to be applied to the model power system 
configurations are delineated below: 
a. Backup redundancy techniques shall be employed to the 
extent that those events, functions, or sequences critical 
to the mission success may be initiated by two separate 
and independent means. 
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b. To assure increased reliability, the battery shall be 
required only for normal missiol1 modes in which the 
array is not sun-oriented (e. g. launch, maneuvers I orbit 
insertion) . 
c. The solar array zener diode voltage limiter shall be 
eliminated. 
d. Isolation of command inputs and fail- safe control circuitry 
shall be provided. 
e. The two stable operating points which are characteristic 
of a solar array with pulsewidth modulated power condi-
tioning equipment shall be eliminated. 
f. The electrical interface with the user equipment (e. g. 
25-50 Vdc unregulated dc, 27.2 ±5% Vrms, 1-<1>. 400-
Hz power) is to be considered firmj however. internal 
power system characteristics are flexible. 
4.2 SPACECRAFT POWER REQUIREMENTS 
Tables 4-1 and 4-2 show the load/power requirements for each subsystem 
and equipment categories as a function of major mission phases for the flyby and 
orbiter missions. respectively. These tables were based on JPL-furnished load 
information. Analysis of the load requirements for the flyby mission shows that 
the majority of the spacecraft engineering subsystems and all the 'experiments 
require regulated ac power from the 2.4 kHz inverter. A large portion of ac power 
(50 W) goes toward TCFM power and cruise heaters. Opportunities for reduction 
of required source power may be realized by regulated bus voltage systems 
supplying heater power directly, eliminating the losses in the conditioners(i. e •• 
boost regulator and 2.4 kHz inverter) ~ Requirements for 1<1> and 3<1> power are 
relatively low and are required only during certain mission phases. The primary 
user of unregulated dc power is the TWT power amplifier. It requires a dc/dc 
converter for conversion to high voltages required by the TWT. Other users of 
unregulated power include heaters and battery charging. The power requirements 
for the orbiter mission are similar to the flyby except for the gimbal and valve 
equipment that is required for Mars orbit insertion. 
4.3 LOAD PROFILE ANALYSIS 
Analyses were performed to compare the solar array loaci power capability 
and the total conditioned load power requirement as functions of mission time to 
define the critical design point (CDP). The CDP is defined as the condition of 
minimum power margin between load power and solar array capability. The CDP 
can be ascertained. knowing the solar array characteristic:;. by examination of the 
load requirements tabulated in Tables 4-1 and 4-2. For the flyby mission. the 
CDP occurs at near encounter with high level TWT's operating. The CDP for the 
orbiter mission occurs during the TV sequence near the end of mission life where 
the solar array power capability is minimum. For both CDP's, it is assumed that 
available battery power will not be credited toward sharing the load requirements 
with the ;-~lar array. 
J 
~j 
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I 2 3 
Unreg Star Cruise 
Item Subsystem Acronym Equipment OC 2.4 KHz 3<1> 400 Hz 11/> 400 Hz Other Launch Acq. Batt Chg 
1 Science DAS Data Automation 
... Subsystem 
2 TV . Television ... 
3 IRR Infrared 
... Radiometer 
4 IRS Infrared 
... Spectrometer 
5 UVS Ultraviolet 
... Spectrometer 
6 IRSM Infrared Spec-
... trometer Motor 
7 Attitude A/C-1 Attitude Control 
... 
13 25 4 
Control 
8 A/C-2 Autopilot Control ... 
9 GYRO 1 Gyro Electronics ... 8 8 
10 GYRO 2 Gyro ... 9 9 
11 Scan Control SCAN-1 Scan Control 
... 
5.3 5.~ 5.3 
Electronics 
12 SCAN-2 Scan Control 
... Motor 
13 N/A 
14 N/A 
15 Radio Fre- RFS Radio Frequency 32.2 32.2 32.2 
quency SUbsvstem ... 
(except TWT) 
16 TWT TWT (Power 
... 
60 60 60 
Amplifier) 
17 Central CC &S Central Command 32.4 17.0 17.0 
Computer and and Sequencer ... 
Sequencer 
18 Flight FTS Flight Telemetry 
... 
15.0 15.0 15.0 
Telemetry Subsystem 
19 Flight FCS Flight Command 
... 
3.2 3.2 3.2 
Command Subsystem 
20 Data Storage DSS Data Storage 
... 
21.0 21.0 17.7 
Subsystem 
21 Pyrotechnic PYRO Pyrotechnic ... 1.0 1.0 
22 Thermal T/C-l TCFM Power and 
... 
54.0 54.0 54.0 
Control Cruise AC Heater 
23 t T/C-2 DC Heater ... 26.0 26.0 26.0 
24 N/A 
25 Power PWR Power 
... 
2.25 Z,25 2.25 
Distribution 
26 BTCG Battery Charger! 
... 
0.5 0.5 25.0 
Booster 
Summary of Power ReqUirements 
Abnormal Gyro-On Loads Unreg DC 86.50 86.50 111.00 
GYRS 1 8.0 2.4 KHz ! 2.4 KHz 186.35 183.95 151.65 GYRS 2 9.0 31/>. 400 Hz For All Phases 31/> 400 Hz 9.00 9.00 0 ACS 1 16.0 2.4 KHz Except 1. 2. 5 11/> 400 Hz 0 0 0 TCS 2 9.8 Unreg DC 
F01DOUt FllAUJE J 
,\ - -
MISSION PHASE 
i 
i 
4 5 6 7 8 9. 
Far Ene Far Ene 
Cruise Maneuver Ene Appr Far Ene Hi Pwr TWT LowPwr TWT 
20 20 20 
32 32 n 
3 3 3 
4 4 4 
12 12 12 
4 23 4 4 4 4 
29 
8 
9 
5.3 5.3 5.3 26.5 28.5 2$.5 
12 12 12 
32.2 32.2 32.2 32.2 32.2 32.2 
60 60 60 60 99.0 60 
17.0 17.,0 17.0 17.0 17.0 17.0 
15.0 15.0 15.0 15.0 15.0 15.0 
3.2 3.2 3.2 3.2 3.2 3.2 
17.7 17.7 17.7 18.0 18.0 18.0 
1.0 1.0 1.0 1.0 1.0 1.0 
54.0 54.0 54.0 
26.0 26.0 26.0 26.0 26 0 26.0 
2.25 2.25 2.25 2.25 2.25 2.25 
0.5 0.5 0.5 0.5 0.5 0.5 
86 "' 86.50 86.50 86.50 125.50 Su.50 
151.,65 207.65 151.65 L90.15 192.15 In.15 
0 9.00 0 0 0 0 
0 0 0 12.0 12~0 lZ.O 
i 
~noUl; l!'R&~ ~ 
)" :',,;": ~ ,",' .;,:,:,;\{~~)&~;),; 
";.X: 
Table 4-1. Power Requirements (W) 
as a Function of Mission 
Phase - Flyby Mission 
10 II 12 13 
Near Ene Near Ene 
Near Ene Hi Pwr TWT Low Pwr TWT Playback 
20 20 20 
32 
3 3 3 
4 4 4 
12 12 12 
2 2 
4 4 4 4 
26.5 16.5 16.5 5.3. 
12 12 12 
32.2 32. Z 32.2 32.2 
60 99.0 60 99.0 
17.0 17.0 17.0 17.0 
15.0 15.0 15.0 15.0 
3.2 3.1. 3.2 3.2 
23.0 23.0 23.0 21.0 
1.0 1.0 1.0 1.0 
54.0 
26.0 26.0 
2.25 2.25 2.25 2.25 
0.5 0.5 0.5 0.5 
86.50 125.50 86.51t I25.50 
195 15 185,I5 185, 15 154.95 
0 0 0 0 
12.0 14.0 14.0 0 
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Item Subsystem Acronym 
Unreg 
Equipment DC 
1 Science DAS Data Automation 
Subsystem 
2 TVS Televisions 
3 IRR Infrared 
Radiometer 
4 IRS Infrared 
Spectrometer 
5 UVS Ultraviolet 
Spectrometer 
6 Science IRSM Infrared Spec-
trometer Motor 
7 Attitude AIC 1 A ttitude Control 
Control 
8 AIC 2 A ttitude Control 
9 t GYRE Gyro Electronics 
10 Attitude GYRO Gyro 
Control 
11 Scan Control SCNE Scan Control 
Electronics 
12 Scan Control SCNM Scan Control 
Motor 
13 Propulsion VA LV Valve 
14 Propulsion GIMB Gimbal 
15 Radio Fre- RFS Radio Frequency 
quency Subsystem (exc. 
TWT) 
16 Radio Fre- TWT TWT (Power 
.6 quency Amplilier) 
17 Central Camp CC &S Central Command 
and Sequencer and Sequencer 
18 Flight TLM FTS Flight Telemetry 
Subsystem 
19 Flight FCS Flight Command 
Command Subsystem 
20 Data Storage DSS Data Storage 
Subsystem 
21 Pyrotechnic PYRO Pyrotechnic 
22 Thermal TIC I TCFM Power and 
Control Cruise ACHtr 
23 t TIC 2 DC Heater .6 
24 Thermal TIC 3 DC Heater 
.6 Control 
25 Power BTCG Battery Charge/ 
• Booster 
26 l BRFS nattery Regulator .6 Fall Sensor 
27 Power PWRD Power Distribution 
Abnormal Gyro-On Loads 
ACSI 16.0 2.4 KHz 
GYSE 8.0 2.4 KHz 
GYSO 9.0 34> 400 Hz 
1 2 3 
Star Cruise I C 
2.4 KHz H400 Hz 14> 400 Hz +28 VDC Launch Acq Batt Chg C 
"-
• 
• 
• 
• 
• 
• 
• 
t3 25.0 4.0 
• 
• 8.0 8.0 
• 
9.0 9.0 
.6 5.3 5.3 5.3 
.6 
.6 
• 32.2 32.2 32.2 
• 
55.0 55.0 55.0 
.6 39.0 19.0 19.0 
• 
15.0 15.0 15.0 
.6 3.2 3.2 3.2 
• 
21.0 22.0 10.0 
.6 1.0 1.0 
.6 50.0 50.0 50.0 
15.0 15.0 15.0 
10.0 10.0 10.0 
0.5 0,5 25.0 
1,5 t,5 1.5 
.6 2.25 2.25 2.25 
Summary 01 Power Requirements 
Unregulated DC 82.00 82.00 106.50 : 
2.4 KHz 188.95 182.95 141.95 1 
34> 400 Hz 9.00 9.00 0.00 
1<1> 400 Hz 0.00 0.00 0.00 
+28 VDC 0.00 0.00 0,00 
Table 4.2. 
, 
MISSION PHAsE 
I 4 5 6 7 8 9 10 
Cruise Far Orbit Far Ene Orbit Orbit 
Chg Off Maneuver Enc Insertion Playback Trim Cruise 
20.0 
3_2.0 
3.0 
4.0 
12.0 
4.0 23.0 4.0 23.0 4.0 23.0 4.0 
10.5 10.5 10.5 
8.0 8"0 8.0 
9.0 9.0 9.0 
5.3 5.3 28.5 5.3 5.3 5.3 5.3 
12.0 
30.0 
_30.0 30.0 
35.0 35.0 35.0 
3Z.2 32.2 32.2 32.2 32.
'
2 32.2 32.2 
55.0 55.0 89.0 89.0 89.0 55.0 55.0 
19.0 19.0 19.0 19.0 19.0 19.0 19.0 
15.0 15.0 15.0 15.0 15.0 15.0 15.0 
3.2 3.2 3.2 3.2 3.2 3.2 3.2 
10.0 10.0 18.0 10.0 19.0 10.0 10.0 
1.0 1.0 1.0 1.0 1.0 1.0 1.0 
50.0 50.0 50.0 50.0 50.0 50.0 
, 
15.0 15.0 15. C· 15.0 15.0 15.0 15.0 
10.0 10.0 10.0 10.0 10,0 10.0 10.0 
0.5 0.5 ~. 5 0.5 25.0 0.5 25.0 
1.50 1.5 1.50 1.5 1.5 1.5 1.5 
2.25 2.25 2.25 2,25 2·il5 2.25 2.25 
i 
82.00 82.00 116.00 116, 00 I40,50 82.00 : 106.50 
,141,95 1179.45 194.15 179.45 150.95 179.45 11~95 
0.00 9.00 0.00 9.00 0,'00, 9.00 0.00 
0.00 0,00 12.00 0.00 0,00 0.00 0.00 
0.00 65.00 0,00 65.00 0.00 65.00 0.00 
1l'01DOU3!; ~ ~ 
··;.· .. ,,·;'_:i. 
Power Requirements (W) as a 
Function of Mission Phase .-
Orbiter Mission 
II 12 13 14 
TV Earth Playback Playback 
Sequence OCCUltation ATl\ DTl\ 
ao.o 
32.0 
3.0 
4.0 
12.0 
3.5 
4.0 4.0 4.0 4.0 
16.5 5.3 5.3 5.3 
12.0 
32.2 32.2 32.2 32.2 
89.0 55.0 89.0 55.0 
19.0 19.0 19.0 19.0 
15.0 15.0 15.0 15.0 
3.2 3.2 3.2 3.2 
23.0 15.0 19.0 18.0 
1.0 1.0 1.0 1.0 
50.0 50.0 50.0 
15.0 15.0 15.0 15.0 
10.0 10.0 10.0 10.0 
0.5 0.5 0.5 0.5 
1.5 1.5 1.5 1.5 
2.25 2.25 2.25 2.25 
116.00 82.00 116.00 82.00 
,187.15 .146.95 150.95 149.J~ 
0.00 0.00 0.00 0.00 
15.50 0.00 0.00 0.00 
0.00 0.00 0.00 0.00 
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5. SI'~LECTION OF MODEL SYSTEM CONFIGURATIONS 
5. 1 SELECTION CRITERIA 
The selection of the model systems involved screening the various power sys-
tem configuration possibilities to eliminate the less desirable ones. The selection 
process progressed from the examination of 78 baseline power system configura-
tions to the selected number of five. Table 5~ 1 is a matrix of power system con-
figurations and Table 5-2 shows the justification for deletions of known system 
configurations. The synthesis of the configurations and the rationale are detailed 
in Final Report No. 07171 ~600 1 ~ROOO, "Power System Configuration Study and 
Reliability Analysis" dated 18 September 1967. This work was performed by TRW 
for the Jet Propulsion Laboratory under Contract No. 951574. 
The criteria for initial selection primarily included power utilization, weight, 
and reliability assessments (computer aided), complexity, flexi.bility, and demon-
strated design. Table 5-3 summarizes the rationale in eliminating certain power 
system configurations. Figure 5-1 depicts the selected model power system con-
figurations in simplified form. Figure 5-2 shows the existing Mariner 169 pOWell' 
system configuration. All relays are shown in the set position; also, telemetry 
current monitors are shown. Table 5-4 designates the cross-reference for the 
commands and some of the abbreviations utilized in the block diagrams. 
5. 2 WEIGHT-RELIABILITY C.i?TIMIZATION 
A computer program (modification of a program developed by TRW for JPL 
on Contract No. 951574) has been developed to provide an efficient instrument for 
quick evaluation of various power system configurations and the multitude of possible 
combinations of redundant elements for a given configuration. A brief description 
o! the program and some typical printouts al'~ delineated below. 
A space power system consists of the following major components combined 
with a suitable solar array: 
a. Power conditioning units 
b. Line regulator 
c. Array control 
d. Energy storage 
These units can be implemented in several distinct basic designs (types). Further-
more, each type could have several redundancy scheme alternates to improve 
reliability. The problem, then, is to evaluate each system design (case) to deter-
mine the optimum reliability alternates for each unit to achieve the highest reliability 
for prescribed subsystem weight constraints. 
The TRW 940 Fortran 2 program is adaptable to this approach and operates 
in the following manner. The parameter information for each alternateo! each 
type of each basic component is stored in a master data file. The program accesses 
this master file and reads a case specification from the input file. The alter.nate 
information for each type specified for each component is extracted from the master 
data file and the combinatorial search for that case is begun. Each possible com-
bination of the alternatives is generated and the resulting subsystem weight and 
rf~1iahi.lity are calculated by a subroutine. The weight and reliability of the system 
£01' this combination are stored along with alternate indicators. When all combina-
tions have been evaluated, they are sorted by weight. An option in the program 
permits the output to be all the combinations or alternatively suppresses the output 
, 
i 
I I , 
Table 5-1. Summary of Selected Baseline Power System Configurations 
Note 
• E:ach configuration (combination of battery control, line 
regulator and array control) may be used with either AC 
or DC dl.trlbutlon. 
• 'Applicable array controls Indicated by uneircled numbers 
In each cell. 
• Circled numbers In each cell designate reason for deleting 
certain eontlguratlonl as lilted In Table 5 .. z. 
1 
PWM Buek 
LINE: RE:OULIITION 
2 3 , 
0188 Boost 
Line Reg Line Reg Line Reg 
1 Switch + Resistor 3 Nil 3,4,5 
(7)<2) (1) Ci>@ 
2 Same + Dlachg 3 Nil 3,4 Booster (j)® Q) (j)@ @ ARRAY 
C'C5N"l'lnlL Dissipative Chg' r 1,2,3 NA 2,3,4 LEotNif 3 & Dlachg. Sw. ® CD ®@l® I. None 
2. Zener 4 Same + Dhchg. 1,2,3 NA 2,3,4 ~ Boolter ® <D G>® @ 3. Active 
Shunt ~ PWM Buck to 2,3 NA 2,3,4 I-< ~. PWM Buck Z 5 ChS' r & ® <D ®~@ Serlee 8 DiachS' Sw. 5. PWM Buck ~ Same + Diachg. 1,2,3 NA 2,3,4 Serln + 6 
P
mall Trac~ ial 
Booater ® ® ®® @ ~ p. PWM Serln < 7 PWM Boolt Chgl I' 1,2,3 2,3 2,3,4,5 Buck-Boo.t III & Disch. Sw. G> ®® ®@ 
8 Same + Dilchg. 1,2,3 NA 2,3,4 Boolter ® ® ®® @ 
Diu. Chg. & Nil NA NA 
9 Boo.t Dlachg, (i) a> Q) Regulatorl 
10 PWM Buck Chg. Nil NA NA 
& Boost Dlschg. Q) Q) Q) Regulators 
II Same with Low NA NA Nil 
Voltage Battery <D <D (j) 
4 5 
Bk-Booat 
Line Reg No Reg 
3 Nil 
(j)~ ~ 
3 NA 
G>® ® 
1,2,3 Nil 
G> G> 
1,2,3 NA 
® G> 
1,2,3 NA 
(9) ® 
1,2,3 Nil 
® a> 
1,2,3 Nil 
® @ 
1,2,3 Nil 
G> a> 
Nil 3,4,5,6 
a> ® 
NA 3,4,5,6 
a> ® 
Nil 3,4.5,6 
<D ® 
,-:.-,- .. \; 
:"'F 
Table 5-2. Justiiications for Deletions of Power System Configurations 
Circled 
Number 
(Table 5-1) 
2 
3 
4 
6 
7 
8 
9 
10 
11 
12 
Reason for Deletion 
Not applicabl~. Array and battery contro18 provide 
regulated bus • .Additional line regulation is not required. 
Not applicable. Required bus voltage regulation can-
not be provide1d by these battery controls. 
Not applicable. Power loss in line regulator with 
maximum voltage at unregulated bus considered 
excessive. 
Not applicable. Series dissipative regulator tends 
to produce constant current load and eliminate 
possibility ot undesirable load sharing. 
Array control 1 deleted. Unregulated bus voltage 
must be limited to minimize voltage drop across 
dissipative line regulator. 
Array control 1 deleted. Unregulated bus voltage must 
be limited to prevent overvoltage at regulated bus. 
Array controls 1 and 2 deleted. Active regulator 
required by battery charge control to provide accurate 
voltage limit. 
Array controls 1 and 2 deleted. They will not provide 
required :t:1/20/0 bus voltage regulation. 
Array controls 4,5, and 6 deleted. It is illogical to 
use two series bucking regulators in series. 
Array control 5 deleted. It is illogical to use line 
regulator if solar ",rray output well regulated. With 
bucking charge control, array voltage must always 
exceed battery voltage. Boosting required only dur-
ing battery discharge and should be included in battery 
controls. 
Array control 5 deleted. It is illogical to use dis~ 
charge booster with maximum power tracking solar 
array control. Both prevent undesirable load sharing 
between array and battery. 
Array control 6 deleted. It is illogical to use two 
boost regulators in series. 
f ,. 
Table 5-3. Reasons for Eliminating Power System Configurationc; 
Systems 
1. All system configurations 
with energy storage 1, 3, 
5, and 7 
2. All systems with a 
dissipative line regulator 
3. All systems with a PWM 
buck line regulator 
4. All systems with switch 
and resistor battery 
controls 
5. All systems with PWM 
buck charger 
6. All systems with PWM 
buck charger and battery 
boost discharge regulator 
7. All systems with PWM 
boost charger 
Reasons 
1. These systems do not have the 
capability to prevent undesirable 
load sharing between the solar 
array and battery near the end of 
the mission. Solar array power 
availability constraints prohibit 
such a power system design. 
2. The low efficiency of the dissi-
pative regulator near the 
critical design point makes it 
undesirable. 
3. The boost line regulator offers 
weight advantages since it is 
not to handle the full power. It 
also offers efficiency advantages 
at the crItical design point. The 
PWM buck line regulator requires 
a higher voltage battery than a 
boost fa;:, the same regulated 
voltage. 
4. The dissipative charger systems 
offer more flexibility and control 
in terms of current limiting and 
charge voltage control. The 
switch and resistor approach is 
very highly dependent on 
charging source voltage and is 
thus not flexible. 
5. The systems do not require 
highly efficient battery charging; 
therefore, the more simple and 
reliable dissipative charger is 
deSirable. 
6. Same reason as in 5 .. 
7. Selected configurations do not 
require a PWM boost charger. 
Reasons delineated in 5 also 
apply. 
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" Table 5-3. Reasons for Eliminating Power System Configurations (Cont) 
Systems Reasons 
8. All systems with low 8. For a nonredundant battery sys-
voltage battery tem, the low voltage battery sys-
(battery controls 11) tem is not competitive from a 
weight standpoint (higher conver-
sion losses with resulting 
increase in power conversion 
and battery weight). Low voltage 
systems are urimarilv applicable 
to long-life, high- reliability 
requirements or where partial 
success is acceptable with loss 
. :~. of a portion of the battery power . 
. 9 . PWM buck array control 9. It is generally not desirable to 
with line regulator have two series power~handling 
elements for reasons of lower 
reliability and increased losses. 
10. PWM buck series 10. Maximum power trackers are 
+P tracker generally applicable to low ('> max orbits where advantage can be 
.::< 
". taken of the transient (tempera-
ture) characteristics of the 
solar array. The boost regulator 
is more desirable since its 
" 
efficiency is higher at the critical 
':;'! design point and is a simpler 
" design. 
11. Buck-boost array 11. The' active shunt limiter offers 
control higher reliability and increased 
solar array power utilization. 
12. Zener limiter 12. The active shunt limiter offers 
higher reliability and flexibility in 
,-
adjusting the limiting voltage 
and provides narrow limi-;:ing 
voltage regulation. 
. ! 
.; 
,if 
:f, 
'. -'~. 
~'" .. j].. 
., . 
(~~' . 
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SYSTEM NO. 
I. 
PULSEWIDTH REGULATED DC BUS ------~ MODULAT~ r---.-i~----~------------------~~~ lUCK 
REGULAT~ 
2. 
3. 
SOLAR 
Al.RAV 
SOtAl 
ARRAY 
SOLAR 
ARRAY 
4. 
SOLAR 
ARRAY 
5. 
SOLAR 
ARRAY 
REGULATED DC BUS 
Figure 5-1. Selected Power System Configurations, 
Simplified Block Diagram 
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2.4 KHz r INVERTER 
·~v 
3~ 400 Hz ~ INVERTER 
SOLAR PANEL NO.1 
SOLAR PANEL NO.2 
SOLAR PANEL NO.3 
SOlAR PANEL NO." 
GROUND 
POWER 
15 ----r---'---.--I' 
BATTERY 
POWER 
'--1 
GROUND 
POWER 
BATTERY 
11 
5 
o 
K2 
BC 
DIS. 
CHG 
.', 
UNREGULATED 
r 
MOM. 
BOOSTER 
I 
"'Command 
UNREGULATED DC BUS 
SUN 
+ GATE 
56V INHIBIT 
SHARE 
14 MODE 0 0 DETECTOR 
K2 DIS. MOM. K3 CHG BOOSTER -_ .. _--_ .. BC BC 
_J 2 
-', 
" Command designations; refer to Table 5-4. 
OSE 
MAIN 
POWER 
SELECT 
OSE 
INHIBIT 
t·~··--
-.. RELAY I 
IDRIVER 0 
;'-:::i 
I 
STANDBY MAIN 
BOOST 
REG 
I ·DRREILA.·V"-EYR~: .. r' o ---""--'" ,~ .... -... - ~t~~~~ 
~~ --L-
I 
MAIN STANDBY 
2.4 KHz 2.4 KHz 
INV. INV. 
C 
I 
I 
I 
I 
i 
I K2 PC 
I 
I 
I 
~JB 31' INVER 
L-____________ ~----__.+56 
Lr--'--'-t---
j' STANDBY H.' 12.4 KHz INY. 
.. A.C. ELECTRONICS 
K2 PC 
I~ACS:_PWR 
-~ TURNON 
....,.-----'~--. +56 VDC 
J 1,..:: ... f-- • +56VDC . ~5 
0--- ~J ~I ~ II 
TCI ~ KIPWRD 
~~9 
.----- - ~IO
1---,. .... A/G ~----<i:--r 
:..-----... A/G HEATERS 
.-------055 
1.--------4I"(iLr 
I 
I 
I 
I 
I 
L 
~---~_ TC3 BATTERY 
POWER.<'---40 .. -.." 
3 
13 
7 
12 
K2 PWRO 
K3 PWRD 
TC2.. J-r 1o&---~~-17 
Kl HOCPO 
...... --- RF5 
UNREG DC 
Figure 5-2. Unregulated DC Bus with 
Zener Limiter and Boost 
Line Regulator 
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Table 5~4. Command Designati.on 
COl\lmarid Nam. Sour~e .. 
Type o( 
Signal 
I Gyro. On A/C tZ8 V 
R.cerred 
to 
A/C Ground 
l 5un Gat. A/C holated 
Enable/Dluble 01 Circuit 
Clolure 
J Approach CC and 5 
Cuidonee (A/a) On C4 
-
1 Data Sto.age CC and 5 
Subsyot.m (DSS) orr L3 
5 Encounter (ENC) CC and S 
Pha •• NI 
b Net.r .. Enc. , CC and 5 
Terminate N5 
-
7 Near.Ene. CC and S 
Sequence Enable Nb 
8 Start Playback CC and 5 I 
PI 
9 Cruise Mod. DC-I Isolated 
Circuit 
Clo.ure 
(IS. IF. or 
Relay) 
10 Playback Mode DC·3 holated 
Circuit 
Closure 
II Ene. Ph ... DC-2S 
12 Near-Enc DC-Z6 
Sequence Enable 
13 A/a On/Of( DC.34 
14 Boolt Mode DC-37 
Enable/Dluble 
15 Battery Charger DC-38 
On/Oil 
16 "'55 On/Oil DC·47 
17 Battery/DC Bu. DC-50 
DC Heater ToUle 
(I) Relay. magnetic latching •• cept (or K2 In PC 
Nonlatchlng 
Nomenclature 
PWR DIST 
BC 
PC 
HDCPO 
Oeacrlell2!l 
Pow.r Olltrlbutlon Unit 
Battery Gharser 
Pow. r Cant rol 
Heater and DC Power 
Di.trlbutlon (4AI9) 
5-9 
Method o( Actuation 
Relay Lc,caUont 
(I) Set or Pwr 
Relay Re.et Ol.t. BC PC HDCPO 
KZ· R ... 
Kl R ... 
K2 5 ... 
K3 n • 
KI 5 ... 0-
K3 5 ... 
K2 R ... 
KI R ... 
KZ R ... 
KI R ... 
K3 5 .. 
KI R ... 
KI R ... 
KI S ... 
KZ R ... 
K3 5 .. 
K2 R ... 
K2 5 ... 
K2 R ... 
K3 S ... 
K3 R ... 
K2 5 ... 
K2 R ... 
K3 5 ... 
K3 R ... 
KI S ... 
KI R ... 
~, :, 
of dominated combinations. (A combination is dominated if a combination exists 
that has lower weight and an equal or greater l'eliability.) After the program 
finishes one case and the output is received, the program reads the input file for 
another case and repeats the above until all case specifications have been processed. 
A subroutil'l.e computes the SUbsystem weight after a complete subsystem has 
been specified by the main pl·ogram. Essentially, unit weights and efficiencies 
are given functions of the unit power. The computation proceeds backwards, 
from power conditioning equipment to solar array, and sizes each unit according 
to its power requirement as determined by previous unit power requirements; 
others on average power requirements and inputs are provided accordingly. 
The subsystem rr.Jiabi.1ity is taken as the product of the unit reliabilities 
(any unit failul'fJ causes subsystem failure). The unit reliabilities as input are 
as sumed independent of the unit power in that the unit is sized according to its 
power requirement and hence piece-part stress ratios are roughly invariant. 
A typical example of the computer printout for one of the selected configura-
tions is shown in Table 5- 5. The system (flyby mission) consists of a shunt limiter 
array control (AC3) , a boost line regulator (LR3), a dissipative charger and mo-
mentary booster and battery (ES2). and power conditioning units. The fir st column 
is the total weight of the power system including the solar array structure for 
1.45 AU arrival. The second column is the system reliability. The third column 
(PSA) is the required solar array power at the critical design point. The fourth 
column (PBAT) is the required battery power during mid-course maneuver. The 
fifth column (WGT2) is the total system weight including solar panel substrate for 
1. 62 AU arrival. The sixth column (WGT3) is the total system weight less solar 
panel structure at 1.45 AU arrival. The last column (CONFIG.) designates the 
redundancy for each major element. The first digit in the last column corresponds 
to the 2.4-kHz inverter. A zero or one indicates redundant or nonredundant 
inverter. Proceeding to the right, the digits indcate the 3cj> inverter, 1cj> inverter, 
array control, line regulator, and the last two digits, the energy storage. The 
ener gy storage for this example has four combinations of redundant/ nonredundant 
battery or charging control. For this particular case, 128 combinations were 
possible; however, the computer selectively prints out the nondominated combina-
tions (20). A combination is dominated if a combination exists that has lower 
weight and an equal 01' greater reliability. 
Ut 
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Table 5-5. Typical Computer Printout for One Selected 
Power System for the Flyby Mission 
MMPses "paWER SUBSYSTEM 0PTIM!ZATI0N STUDY'· (DATA AS 0F 29MAY68) 
AC L.R £S 
3 3 2 
WEIGHT REi.. PSA PBAT wGT2 wGT3 C0NFIG. 
131.31 .8922182 310.15 339.46 1 <4':;' 95 91 .. 20 000 0 0 00 
138e31 .9131268 310.15 339.46 150.96 9~h21 000 0 0 01 
142.28 .9297118 374,,04 343.51 154.99 101.69 000 0 1 01 
146.32 .9319195 314.04 343.17 159-.v4 105.74 010 0 i 01 
150.41 .9461935 314.39 343.17 163.14 109.19 011 0 1 01 
151.56 .9461935 379.29 349.34 164.46 110.41 110 0 1 01 
155.65 .9545406 379.64 349.34 168.56 114.46 111 0 1 01 
162.41 .9604525 385.51 349.-34 175.52 120.58 III 1 1 01 
113.06 .9640567 374.04 343.51 185.17 132.47 000 0 1 to 
174.99 .9661254 314.04 343.51 187.10 J34.40 000 0 1 11 
177.12 .9725613 374.04 343.71 189.84 136.54 010 a 1 10 
-----
179.05 .9746483 374.04 343.71 191.11 138.47 010 0 I 11 
179.08 .9146483 314.39 343.51 191.81 138.46 001 0 I 11 
181.21 .9811409 374.39 343.77 193.94 140.59 011 0 1 10 
183.14 .9832463 374.39 343.71 195.87 142 .. 52 011 0 1 11 
184.17 .9832463 379.29 349.34 197.61 143.62 110 0 1 11 
186.93 .9897963 379.64 349.34 199.84 145.74 111 0 1 10 
188.86 .9919202 379.64 349.34 201.77 141.67 111 0 1 11 
193.65 .9959266 385.51 349.34 206.76 151.82 III 1 1 10 
195.62 .9980637 385.51 349.34 208.73 153.79 111 1 1 II 
.:'.~111.""".. 
, 
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6. ANALYSIS OF MODEL SYSTEM EQUIPMENT 
6.1 SOLAR ARRAY CHARACTERISTICS 
The electdcal output of the Bolar array, based on the existing Marinel' solar 
panel total area of 83 sq ft with 78 cells in series and 224 cells in parallel, has 
been determined. 
The pertinent characteristics of the components are shown in Table 6-1. 
6. 1. 1 Electrical Output Chuacteri sUe s 
The electrical output, shown in Table 6-2, was calculated for the string .. 
pair (consists of a pair of 78 series by 3 parallel cells) based upon orbital condi-
tions given in Table 6R 3, component characteristic s shown in Table 6-1, nominal 
time-independent power adjustment factors (50% probability) shown in Table 6-4, 
temperatures given in Table 6-5, and nominal time-dependent loss factors described 
in Pal'agraph 6.1. f. 2. Results of these calculations, including scaling to 224 par-
allel cells, are shown in Figure 6:- f for 1.0 AU and f. 45 AU distances (array life 
150 days). Preliminary correlations between the calculated values and JPL .. 
furnished test data on a preproduction solar panel are very good, e. g., within Z% 
at maximum power value (for same set of conditions). 
6.1.1. 1 Temperature 
The temperatures corresponding to the various distances from the sun are 
Shown in Table 6~5 for an uninsulated array. These values are based on studies 
performed by TRW on the Voyager program. 
6.1. 1. Z limcRDcpendent Loss Factors 
Radiation. The nominal (50% confidence) yearly dosage based upon IIVoyager 
Environmental Standards, " dated 196"7 September 25 from NASA, Voyager Project 
Office, is 5 x 108 30 MeV protons/cmZ• Thl,s amounts to 3 x 1013 1 MeV equiva .. 
lent electrons at the cell for 20 mils cover-g:ass thickness. The nominal 
degradation factors (50% confidence) based on the above data arc shown in Tabl~ 6 .. 6. 
6. 1. 1.3 Wirins and Diode Voltage Drop 
Wiring 
Diode 
6.1.1.4 Weight 
0.38 V 
0.87 V 
The weight analyses for a module and the string pair arc show.1 in Tables 6 .. 7 
and 6 .. 8, respectively. 
eased on the foregoing analysis, the total weight of the panel (le55 structure) 
for Z24 strings is estimated to be 
or 44.41b. 
6 .. 1 
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Table 6-1. Component Characteristics 
Solar Cells 
Type 
Size 
Weight 
Electrical characteristic s 
at AMO, 28°C 
Re sistivity 
Series resistance 
Current temperature coefficient 
Voltage temperature coefficient 
Efficiency 
Cover Slides 
Type 
Size 
Cutoff wavelength 
Blocking Diode 
Type 
Pe<,.k inverse voltage 
Reverse leakage current 
Forward voltage drop 
Current 
6-2 
N.;on-P silicon soldered 
covered 
2 cm x 2 cm x O. 016 in. 
550 mg 
I == 0.125A P 
V == 0.480V p 
I 
IiC == 
0.134A 
v == 0.598V 
oc 
1ohm-cm 
0.4 ohm 
74 x 10-6 A/oC 
2.2 x 10-3 V/oC 
11.2 percent average 
Fused silica 
2 cm x 2 cm x O. 020 in. 
0.410 jJ. 
Silicon, glass 
100 V 
3jJ.A at PIV, 25°C 
50jJ.A at PIV, tOOOC 
0.87 V at tA, 25°C 
2A 
( 
i.· 
{ 
'. 
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Table 6-2. Electrical Characteristics of Solar Cell String-Pair 
for Various Orbital Conditions and Times Based 
on Nominal Time-Dependent and Time-Independent 
Factors (50-Percent Confidence) 
Electrical Characteristics 
. 
Time Tempera- I (Amps) V (Volts) I (Amps) V oc (Volts) (Days) AU ture (0C) p p sc 
0 
0 
0 
150 
0 
150 
0 
240 
o· 
240 
1.00 
1. 00 
1. 388 
1. 388 
1.612 
1. 612 
1. 586· 
1. 586 
1. 67 
1. 67 
+28°C 0.683 36.5 0.737 
+54 0.695 32. 1 0.749 
+ 4 0.319 42.5 0.373 
+ 4 0.302 42.S 0.353 
-16 0.210 46.4 0.264 
-16 O. 199 46.4 0.250 
-14 0.220 46.0 0.274 
-14 0.200 46.0 0.249 
-21 O. 188 47.4 0.242 
-21 O. 171 47.4 0.220 
Table 6-3. Sun-Spacecraft-Distance 
and Array~Operating Life 
Distance from Sun Array Life 
(AU) (Days) 
1. 00 0 
1. 388 150 
1. 612 150 
1. 586 240 
1. 67 240 
6-3 
45.1 
40.7 
51.1 
51. i 
55.0 
55.0 
54.6 
54.6 
56.0 
56.0 
Table 6.4 Time Independent Power Adjustment Factors 
I 
sc 
Cover installation losses (a) 
Module assembly losses (b) 
Cell efficiency (c) 
Uncertainty in solar constant (d) 
Random solar intensity (e) 
Product (abcde) 
v 
oc 
Measurement error 
*0.955 
*0.960 
1. 00 
1. 00 
1. 00 
0.9168 
o 
*Based on TRW's 
experience 
Table 6-5. Temperatures Based on Distance from the Sun 
Distance from Solar Array 
Sun (AU) Temperature (OC) 
.'. 
1. 00 +54 
1. 388 + 4 
1. 612 -16 
1.586 -14 
1. 67 -21 
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0 
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j, 
. 
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! 
I \ 
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\ \ , ~ 1\ 
15 20 25 30 35 40 45 50 55 
ARRAY VOlTAGE (V) 
Figure 6-1. Solar Array Characteristics for Mariner-Mars 
Solar Panel (Predicted) 
Table 6-6. Nominal Voltage and Current yegradation 
for Yearly Dosages of 3 ~ 10 1 Equivalent 
1 MeV Electrons per cm 
Time Equivalent 1 Me~ Factor V Factor lsc oc 
~DaIs! Electrons Eer cm Before After Before After 
0 0 1. 00 1. 00 1. 00 1.00 
150 1. 23 x 10 13 1. 00 1. 00 1. 00 0.962 
240 1. 97 x 10 13 1. 00 1. 00 1. 00 0.930 
Cover Slide TransInittance Degradation due to Micrometeoroid Fluence 
Time (DaIs) 
o 
150 
240 
Factor 
1. 00 
O. 995 
0; 992 
f 
Adhesive and Cover Slide Degradation due to Ultraviolet Radiation 
Time (DaIS) 
o 
150 
240 
Factor 
1. 00 
0.988 
0.985 
60 
i' 
') 
l 
.' : tt;~.,: 
Table 6.7. Solar Cell Module Weight Analysis 
Unit Weight Total Weight 
Unit Quantity (Lb x 10-3 ) (Lb x 10-3) 
Solar cell 18 1. 21 21.78 
Cover slide 18 0.99 17.82 
Cell interconnect 20 0.026 0.52 
Module interconnect 4 0.035 O. 14 
Bus bar 1 
--
1. 27 
41.58 
Table 6-8. String-Pair Weight Analysis 
Unit Weight Total Wei~ht 
Unit Quantity (Lb x 10- 3) (Lb x 10- ) 
Substrate 1 Unknown Unknown 
Module 26 41. 58 1081. 1 
Diodes 2 0.606 1. 21 
Connector 1 Unknown Unknown 
Terminals 6 O. 14 0.84 
Terminal board 1 1.6 1.6 
Module adhesive As required 
--
46.8 
Wire 
-- --
33.0 
Milcellaneoull 
-- --
25.0 
1189.55 
,~. -~ , 
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6.2 BATTERY ANALYSIS 
6.2.1 Mariner-Mars Requirement~ 
There are two missions presently under consideration: A flyby and an 
orbiter. In the flyby mission, the battery must provide essentially the same 
level of performance expected of the present Mariner '69 battery. It was deter-
mined that the present Mariner '69 battery should satisfy the elec:.rical and life 
requirements of a flyby mission. 
However, on an orbiter mission, battery power will be required at 150 and 
160 days into the mission, and two additional charge/discharge cycles will be 
required. It is therefore recommended that consideration be given either tu up-
grading the present battery to meet the more severe requirements of the orbiter 
mission or to designing a new battery incorporating recent developments in silver-
zinc battery technology. This subsection discusses the major design considera-
tions and recommends possible methods of improving the present Mariner battery 
to meet the requirements of a future Mariner spacecraft. 
6.2.2 Mariner-Mars Characteristics 
6.2.2.1 Description 
The Mariner '69 battery is nominally a 50-AH design with up to 65 AH of 
actual capacity available from a new, freshly charged battery (measured at room 
temperature, lOA discharge rate to a final battery voltage of 25.8 V). The watt-
hour output is nominally 1200 WH with an actual capacity of about 1350 WHo The 
battery consists of 18 series-connected silver-zinc cells (Electric Storage Battery 
Model 257-20138), which are produced in three cell monoblocks. Cells are 
individually sealed and completely potted into a battery canister. Battery weight 
is 34.95 Ib with the cell pack alone weighing 28 lb. 
During forming battery charging is accomplished by using a two-step con-
stant current charge. The battery is first charged at 2.0 A to 1.97 V / cell; then 
it is charged at 600 ma until 1.97 V/cell is again reached. The_present spacecraft 
charger characteristics result in a modified constant potential charge where 
(;urrent is initially limited to 600 ma, and after about 80% of charge energy has 
heen returned, the current tapers off at a fixed constant potential of 34.6 V. 
The present Mariner battery must provide two discharges of up to 1200 WH 
and be capable of one recharge in flight during the first 120 days of flight. Batteries 
stored fully charged have lost capacity at about 1% per month at room ambient, 
while storage at 500 F for up to 4 years has resulted in very little capacity loss 
(!; to 10% observed). It has be.en found that storage on open circuit in the fully 
charged state results in the lon.gest life. Extended trickle charge has been found 
te· shorten life • 
6.2.3 Recommendations 
Recommended improvements to increase battery life and cycle capability 
are presented below in order of ease of implementation: 
a. Maintain battery temperature over the temperature range 
60 to 90 0 F during usage and below 50 0 F when not in use. 
b. Limit battery overcharge. 
c. Charge battery at C/20rate or lower to a voltage cutoff. 
d. Charge battery using an asymmetric dc regime. 
6-7 
e. Replace one or more layers of existing separator with 
materials more resistant to zinc dendrite penetration. 
f. Reduce possible occurrence of cell leakage by improving 
cell design. 
The implications of these recommendations, the detailed results of testing, 
and the TR W analysis are discussed in the remainder of this subsection. 
6,2.3.1 Battery Temperature Limits 
The present battery temperature control anticipated during the flight of 
Mariner '69 will provide a suitable environment for battery operation. It is 
important, however, to consider the deleterious effects that extremes of tempera-
ture have on silver-zinc batteries. At temperatures below 320 F, divergence of 
cell characteristics can cause gas evolution during charge. At temperatures above 
lOOoF, degradation of separator material and dissolution of negative active mate-
rial can cause premature failures. Operation at temperature extremes can be 
tolerated but should be limited, particularly at high temperatures as the degrada-
tions are cumulative. Batteries under storage should be maintained at or below 
500 F for best results, 
Since heat is evolved during battery discharge, it is necessary to provide 
adequate paths for conducting heat away from the battery. Heat generation can be 
estimated by using the expression: 
where 
q = W of heat 
E=V 
I = amp 
T = ok 
q = (Erev-E) It 4.186 IT I AS I ZF 
t1S = Cal/mo1e ok (or entropy units) 
4. 186 = conversion factor, calories to joules 
Z = number of electrons transferred in the chemical reaction 
F = Faraday's constant (96,500 A-sec/g equivalent) 
E = battery reversable potential (V) 
rev 
The center of heat evolution is the electrode pack, and temperatures at the pack 
center may be 15 to 200 F higher than the .cells outside surface temperature. Thus, 
it is desirable when operations at the 2-hr rate or above are anticipated, to pro-
vide intercell hea/~ transfel' fins. In the present Mariner design this would not be 
possible because the cells are fabricated in three-cell monoblock units. An addi-
tional benefit gained with heat transfer fins is the stiffening of the plastic intercell 
walls. 
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6.2.3.2 Limit Battery Overcharge 
By tabulating the battery discharge and charge usage on an A-H basis, battery 
recharge may be terminated when A-H charge input just balances discharge output. 
On an A-H basis, the silver"zinc system is approximately 95% efficient (over the 
temperature range of 60 to 90 0 F) with some variations due to differences in 
internal cell construction: so by integrating the current-time telemetry it would be 
possible to terminate charge at 105 to 110% A-H returned. 
The effects of excess charge on life are discussed later. Overcharge not 
only adds very little energy to the battery but promotes degradation since zinc 
dendrite growth is severe on overcharge. 
6.2.3.3 Battery Charge Rate 
To minimize battery degradation it is best to charge at the most rapid rate 
available which will not result. in gas evolution or excessive heating. The C/20 
rate (about 2.5 amp for a Mariner '69 battery) normally provides an optimum 
charge rate for silver-zinc batteries. Charging rates may vary from the CllO 
rate to the C/50 rate, depending on internal cell design and available power. 
When charging at a constant current, the approach of full charge is signified 
by a rise in battery voltage and pressure. Charge termination voltage will depend 
onthe charge rate and internal cell construction. Review of the literature indicates 
that charge termination voltages of 1.94 to 2.00 V have been used • 
An optimum charge termination voltage should be determined by a limited 
test program utilizing prototype cells fabricated into a battery. For different 
charge-current and termination-voltage combinations, the battery A-H capacity 
is determined and the selected termination voltage should be the value which returns 
sufficient capacity (plus' a safety margin) over the anticipated temperature range. 
In the past, charge termination voltages have been selected to maximize charge 
return while sacrificing battery life. On the Mariner-Mars Orbiter mission, the 
useful battery life required will be 50% greater than that required for a flyby 
battery, so operations should be designed for extending life. 
6.2.3.4 Separator Changes 
The present battery life is limited by zinc dendrite penetration of the one 
layer of polypropylene and six layers of hattery-grade cellophane. 
Materials presently available for use in battery separators have shown zinc 
dendrite penetration resistance superior to cellophane (Weiss. Kelly, "Alkaline 
Battery Separator Study. NAS-5-2860. Final Report. 31 July 1964"). 
Some supel'ior materials are shown in Table 6-9, with cellophane shown as 
a reference. Other materials presently in USe which have also shown superior 
zinc penetration resistance but not covered in this report are of the modified poly-
ethylene type. 
It should be noted that many materials showing ">uperio:;; zinc penetration 
resistance are found to depress cell voltage because of high resistivity. Thus a 
judicious replacement of one or two turns of cellophane with a :dnc stopper may 
extend useful battery life without appreciably affe,cting voltage levels. A limited 
amount of cell and battery pack testing would be desirable to adequately identify 
any performance variations when a change is contemplated in cell separator 
materials. 
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Table 6-9. Zinc Penetration Resistant Materials 
(B) 
(A) Time to (C) 
Wet Thickness 
(em x 10-4) 
Penetration Ratio B; A 
(minI cm x 10-4) Material (min) 
Cellophane (PUno" 300) 71 117 1.6 
Cellophane puno-600 
Ag. treated 
(NASA C" 19"600) 112 310 2.8 
Permion 600 
(Modified cellophane) 79 158 2.0 
Clear sausage casing 216 1336 6.2 
Fibrous sausage casing 
(smooth side facing Zn) 178 425 2.4 
Permion 300 
(modified polyethylene) 36 117 3.2 
(Source: "Alkaline Battery Separator Study,1I NASA-5-2860, Final Report, 
31 July 1964, p 43). 
6.2.3.5 Asymmetric DC Charge 
Asymmetric de charging where charge current is varied periodically (with 
short periods of discharge between charge periods) will produce a more uniform 
zinc electrode deposit with a possible reduction in dendrite formation. 
6.2.3.6 Reducing Possibility of Cell Leakage 
a. ~oblock Redesign 
The present three-cell monob10ck used by Electric Storage 
Battery Company results in an unequal wall thickness between 
the two center cells of a monob10ck and cells in adjacent 
monob1ocks. If gas evolution occurs in one of the center 
cells, an unbalance in pressure between the cells will 
cause the cell wall to deflect and eventually crack (mast 
likely at the side ar.d proceeding along the cell height), 
causing a common electrolyte path between cells and 
loss of two cells. By tiliminating the monob10ck approach 
and substituting individl;al cells. the individual cell walls 
will offer additional rigidity and require the rupture of 
two separate structures for intercell1eakage. When using 
separate cells. it is also possible to insert lightweight 
metal or honeycomb stiffeners between cells to provide 
support for the cell walls. An additional benefit gained 
by using metal stiffeners is the transfer of heat from the 
cell stack center to the battery base and then away from 
the battery. Yardney Electric Company used this approa.ch 
in work done under JPL Contract 950959. 
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b. Charge Control 
In a normally operative silver -zinc cell. pressure is generated 
when the positive electrode reaches full charge and all addi-
tional energy supplied produces oxygen gas. Continuous 
overcharge at rates of C /1 000 for 15 days was demonstrated 
under JPL Contracts 950811 (Whittaker Corporation. Power 
Sources Division). 950959 (Yardney Electric Company). and 
950495 (Electric Storage Battery Company. Missile Battery 
Division) at the cell level. During one test run (ESD Report 
E 41-63), ESB had a four-cell pack under test with a shorted 
cell. The shorted cell operated at about 1. 61V throughout 
the test, resulting in severe gassing in two cells and the 
shorting of a third cell. Pressure in the two good cells had· 
risen to between 45 and 55' psi after 80 hours of overcharge. 
In a less extreme case than is created by a failed cell. it 
would appeal' likely that some cells may be overcharged 
while others are undercharged due to normal production 
variation between cells. This is borne out by a review of 
the conslant potential charge voltages of cells on test by 
ESB. Variations of 50 mV between cells in a four-cell 
battery were quite common on test (ESB Report E 35-63). 
Charge performance of batteries may be improved by: 
a. Producing a more uniform cell 
b. Matching cells on initial cycle electrical performance 
c. Monitoring cell voltages individually 
d. Controlling individual cell charge 
e. Modifying charging technique 
f. Monitoring pressure. 
Cell construction methods can be improved by 1000/0 parts inspection and 
closer tolerance control on individual components. Typically. silver-zinc cell 
electrodes are manufactured to about :h50/0 weight tolel·ance. It is entirely possible 
to control plate weight to :h10/0, and this was demonstrated on nickel cadmium and 
silver cadmium batteries by Wagner and Enters ("Development of Manufacturing 
Methods and Techniques for the Production of Improved Alkaline Batteries, " 
Wagner and Enters, AF33(615)-Z578). 
In addition, material lot control of components going into a battery can help 
provide homogeneity between cells. During work on the Surveyor main battery. 
it was found that cell failures within a battery could often be traced to differences 
in positive electrode production lots. After manufacture of all cells within a 
particular battery from a single electrode production lot, an improvement in life 
was noticed; and cell voltages on float charge were found to be closer than for 
earlier mixed-production-lot batteries. 
Matching of cells on initial cycle electrical performance is normal practice 
for nickel-cadmium and silver-cadmium batteries that must operate for a large 
number of cycles without failure. Silver-zinc batteries normally are not matched 
because only one or, at most. two cycles are required in most applications. Iv. 
the Mariner-Mars Orbiter application. a total of four charge/discharge cycles 
will be required in flight. Thus it would be desirable to match individual cell 
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performance to produce a well-matched battery. The present Mariner '69 battery. 
consisting of six three-cell monoblocks. can at best be matched to the average 
monoblock performance. 
As an in-flight diagnostic tool it would be desirable to monitor individual 
cell voltages. Since impending failures may be preceded by an unsteady cell voltage 
(about 0.1 V swings). cell-level monitoring could permit detection (0.1 V is about 
5% of the nominal value); while battery level monitoring (0.1 V is about 0.3% 
of the nominal value) would not allow detection. With cell-level monitoring. charge 
could be limited to avoid overcharging the normal cells and discharge could be 
terminated before the shorted cell reversed voltage end started generating gas. 
By the use of cell bypass electronics. it would be possible to limit cell 
reversal voltage to levels where excessivegu is not evolved. The bypass circuit 
essentially shunts cu.rl!ent around the cell during discharge. Thus. a shorted cell 
contributEis energy only over the useful voltage range but is restrained from 
operating in regions causing battery failure by open circuit. 
Charge time and particularly overcharge time should.. be minimized. The 
normally recommended charge rate for silver-zinc batteries is approximately the 
20~hr rate. Work at JP1.. has indicated the adverse affects that overcharge has 
on life. Work done by Leesona-Moos (NAS 5-3908) clearly points out that dendrite 
growth occurs during conditions normally encountered on overcharge. Thus, 
charging should be conducted at the maximum available rate to a voltage limit. The 
exact voltage limit would be dependent on charge rate and. to a lesser extent, on 
temperature over the range 60 to lOOoF. Charge termination voltages reported 
in the literature vary between 1. 94 and Z. 00 V per cell. 
The Leesona-Moos studies pointed out the desirability of periodically vary .. 
;ng charge current to produce a smooth. more dendrite .. free zinc electrode in 
silver-zinc cells. Work by Wales (Wales. "Charging the Silver Electrode with 
Periodically Varying Current. II J. Electrochemical Society. 1968 July indicates 
that. by using an asymmetric charge regime where discharge periods are inter-
spersed between charge periods. increased A .. H capacities were obtained over those 
obtained with continuous dc charge. Wales does not comment on life expectancy, 
but 23 to 53 cycles were obtained on individual cells. In U. S. Patent 2.678.909. 
it is pointed out that by using an asymmetric charge method similar to that used by 
Wales. smooth deposits of zinc were obtained for commercial zinc plating. It 
would appear that use of a periodically varying charge current where there is a 
small amount of discharge between current cycles would tend to prolong battery 
life while providing greatel' available battery energy. 
Monitoring of battery pressure could provide a useful diagnostic tool for 
establishing battery condition. The evolution of oxygen gas at the completion of 
charge could be used for control purposes. In the event a cell shorts on charge, 
gas evolution could be used as a more sensitive detector than battery voltage 
(depending on battery-free volume). This technique was used On the Surveyor main 
battery where battery pressure was monitored and used in conjunction with battery 
voltage (in flight) and cell voltage (during test). 
To implement battery pressure sensing, it would be necessary to providCl a 
common gas path between cells leading to a pressure transducer. Design of a 
common gas manifold presents problems in preventing electrolyte from entering 
the gas space and in providing an effective seal between adjacent cells and the 
olltside environment. . 
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6.3 UNDESIRABLE SOLAR ARRAY BATTERY LOAD SHARING 
A potentially large penalty in solar array sizing results from those system 
configurations which combine the battery and solar array electrically at an 
unregulated bus. In this type of a system, the bus voltage will vary from minimum 
battery discharge voltage to a maximum equal to or greater than maximum battery 
charging voltage. As a result, the solar array when oriented must be capable of 
supporting the load over a relatively wide range of voltage. In a typical case, the 
load connected to the unregulated bus approaches a constant power characteristic 
as a function of bus voltage; therefore, at lower voltages, current demand is 
considerably higher than at the higher end of the bus voltage range. Unless the 
solar array is designed to supply adequate load current at minimum unregulated 
bus voltage, or unless appropriate controls are included in the system, a stable 
operating condition exists in which the battery is required to share the load with 
the solar array, even though the solar array power capability at higher voltage is 
adequate to support the entire load. 
Figure 6-2 ill .... strates the difference in required solar-array capability 
between a system designed with appropriate controls to overcome this undesirable 
load-sharing condition and a system without such controls. 
In a simple case, such as initial solar array orientation, the battery is 
normally discharging to support the total load and the bus voltage is at the lower 
end of its range. As the solar array is oriented, it will deliver current to the load 
and, neglecting battery voltage regulation characteristics, must be sized to supply 
the total load curren.t at the minimum operating voltage. When the array current 
capability builds to the point (Figure 6-2, Point A) at which battery discharge is 
no longer required, the bus voltage will rise, the load current will reduce, and 
the battery will begin accepting charge from the sola ... array. Since battery-charg-
ing current requirements for the specified Mars mission are low and a large 
difference in voltage can exist betweel) battery discharge voltage and array maximum 
power point voltage (Point B), an array designed in this manner will severely 
penalize solar-array power utilization and, therefore, weight. 
To improve the utilization of array power, a momentary battery discharge 
booster may be employed to force ti," bus voltnge to a higher level when an 
unnecessary load-sharing condition exists. With this approach, the solar array 
may be designed to provide required load current only at voltages closer to its 
maximum power point (Figure 6-2, Point C). The booster power capability need 
only be adequate enough to supply the difference in power between the load require-
ment at battery discharge voltage (Point A) and the sola1' array capability at that 
same voltage (Point D). 
Power systems which generate a regulated de bus directly by regulating both 
battery and solar array outputs independently require a continuous boosting regulator 
for battery discharge. This approach, of cout'se, eliminates the problem of 
undesirable load sharing. 
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Figure 6-2, Comparison of Required Solar Array Capabilities With and 
Without Controls to Prevent Undesirable LoadSharing 
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6.4 LINE REGULA TORS 
. 6.4. 1 Description of Functions 
The basic function of the line regulator is to accept an unregulated power 
input from either the solar array or the battery, and then to electrically condition 
the output voltage or the output current, or both, in order to power the loads in an 
adequate manner. It must function effectively in conjunction with the current-
sharing-mode sensor, battery controls, logic circuitry, and failure detectors. 
6.4.2 Analysis of Existing Mariner Design ,:~ 
6.4.2. 1 Areas for Improvement 
6.4.2.1.1 Current Limiting. There is no current limiting in the existing design; 
therefore, the system is unable to avoid the propagation of certain failures 
associated with the flow of high currents once they have originated at any of the 
circuits powered by the boost regulator. 
Current limiting, in itself, is a good practice whenever the Circuit configura-
tion involves relays that must switch under fault conditions. This is so because 
the failure rate of a pair of contacts in a relay increases from about 12 failures/10 9 
cycles at rated load, to approximately 500 failures/ 109 cycles fora short (few 
hundreds of msec) 3000/0 overload. Overloads exceeding the latter condition have 
a much higher failure rate which is further evidenced by the fact that the relay 
manufacturers are unwilling to disclose any failure data for overloads exceeding 
3000/0. 
Assume, for instance, that one of the power transistors in the 2.4-kHz 
inverter shorts, and th;,.t the fault impedance is in the order of O. 5 ohm (which is 
realistic for the circuit under consideration). The boost regulator will sense a 
decrease of output voltage and will attempt to restore to normal voltage level by 
increasing duty cycle. This means that the power transistors in the boost regula-
tor will not only carry an overload of 300 to 4000/0 or higher, but will be in a 
conductive state for a longer time, and therefore could be expected to fail in fewer 
cycles. This first propagation of a failure will result in the low fault impedance 
(short) being extended now to the boost regulator itself. This will occur regard-
less of whether the transistor first fails shorted or open, since either failure will 
reflect an effective short back to the power sources (an open power transistor in 
a center-tap auto-transformer causes the saturation of the latter). Althoug~ the 
existing Mariner approach has provisions to replace the entire main power chain 
in case of failure, the fact remains that the extended or propagated fault may well 
cause a further reduction of the short impedance, thus Worsening the high current-
failure conditions that the DPDT relay has to see while switching. 
6.4.2. 1. 2 Drift of Voltage Regulation Point. Although the Mariner booster 
regulator reHes on a differential amplifier to sense the magnitude of the error, the 
collectors have different levels of dissipation. This causes a temperature 
difference between both transistors that eventually leads to an unbalance of elec-
trical characteristics within the differential amplifier. Such an unbalance is 
amplified by the fact that the differential amplifier has a single-ended output. 
An improvement would be to consider the following: 
• Balance the impedances connected to both collectors to equalize 
their dissipation as much as possible. 
• Substitute a differential output connection for the single- ended 
one. This could be implemented by substituting a complementary 
pair of transistors for Q6. 
", 
"Existing Mariner designs are referenced in Appendix A. 
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6.4.2.1.3 Regulator Transient Response. The circuit stability of the existing 
Mariner configuration appears to be satisfactory in the sense that the circuit is 
free of any oscillatory mode of operation. However, the transient response, 
occurring during the rejection or sudden application of loads. does not appear to 
be optimum in terms of voltage overshoots, voltage dips, and recovery time, or it 
may be optimum only for certain load and input/output voltage conditions. 
The negative feedback windings shown in Figure 6-3 allow an optimization of 
output voltage dip and overshoot over a broad range of temperature. load. and 
input/ output voltage conditions. . 
6.4.2. 1. 4 Fuses in the Main Power Chain. The risk of losing the mission due to 
the high failure rate of the relays when switching currents much in excess of their 
ratings can be circumvented by fusing the main power chain and by providing 
separate relays to activate the main and the standby boost regulator. This way, if 
the relays associated with the main power chain fail to open due to arcing of con-
tact welding, the fuses will isolate the failed chain. An independent set of relays 
for the standby boost regulator would allow the transfer of power from the main 
chain to the standby chain without trouble. 
6.4.2. 1.5 Maximum Duty Cycle Capability. The existing boost regulator does not 
have maximum duty cycle control capability (allows for regulation over wide input 
voltage range) due to certain limitations in the self-saturating magnetic amplifier. 
The following techniques will improve the duty cycle range by improvement 
in the steepness of the leading edge of the magamp's waveform: 
• Increase amplitude of excitation voltage. 
• Rise time of ex-citation voltage must be as small as possible. 
This in turn depends on. the rise time of transistors Q1 and 
Q2 and on minimization of leakage inductance in transformer T2. 
• The magnetic material used for T3 must have a squareness 
as close to unity as possible. 
• The core geometry and the winding techniques chosen for T3 
must result in a minimum saturated inductance. 
Note: Once maximization of the duty cycle capability for the magamp has been 
obtained. verify that the on- state of transistors Q7 and Q8 does not overlap for the 
condition of maximum duty cycle. 
6.4.2. 1.6 Frequency Failure Detection. At present, any frequency failure 
occurring in another element (the Z. 4-kHz inverter) causes the substitution of the 
standby boost regulator for the good main boost regulator (the entire power chain 
being substituted). This is conceptually unreliable since the boost regulator is the 
most relevant link. in terms of power handling. of the power chain. 
6.4. 3 Approaches Considered 
6.4.3. 1 Preliminary Screening 
6.4.3. 1. 1 Basic Circuit Configurations Considered 
a. Autotransformer type (Mariner) approach. This approach 
consists basically of a boosting. center-tapped autotrans- . 
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former being powered by the unregulated bus voltage and 
transistors. For minimum duty cycle, the output voltage 
is equal to the input voltage minus the forward voltage drop 
across rectifier CR13. For maximum duty cycle the ratio of 
output-to-input voltage approaches the autotransformer ratio. 
The output filter is composed of Ll and the output capacitor 
bank that filters the output voltage of the autotransformer, and 
a saturable transformer oscillator that sets the operating 
frequency. 
The regulating loop is mechanized by means of a differential 
amplifier that compares the output voltage against a temperature-
compensated zener diode, CR9. The single-ended output of the 
differential amplifier is followed by a current amplifier, Q6, 
that drives a self-saturable magnetic amplifier, T3. The duty 
cycle of T3 decreases as the control current increases, and it 
undergoes a process of current amplification via SCR l and SCRZ before controlling the duty cycle of the power transistors, Q7 
and Q8. . 
b. Converter transformer approach. See Figure 6-3, Fully Stabilized 
Boost Transformer Regulator. This approach has a similar 
principle of operation to a •• differing from it only in certain 
specific features: 
• The use of a transformer m",,kes the circuit apt for 
current limiting. 
• A differential amplifier having a differential output, 
followed by a complementary pair, optimizes the balancing 
properties of the differential amplifier, resulting in less 
voltage drift as a function of temperature and life. 
• Stabilizing winding T 3 1 s determine circuit stability with 
maximum speed by taking advantage of a mag amp winding 
that couples the circuit in a transformer fashion, thus by-
passing the slow mag amp properties in the feedback 
mechanism. 
• Winding T3 1 s aids inminiInizing the dip and overshoot 
occurring during the application and rejection of steploads. 
c. Transformerless approach. See Figure 6-4. In this circuit 
the energy delivered to the load is conti-olled by the duty cycle 
of transistor Q1. The output-to-input voltage ratio is related 
to the transistor operation as follows: 
where 
Eo 
lm:il 
Eo = output voltage 
Ein - input voltage 
T 
TOil'" 
T = duration of one full cycle 
Toff = portion of the cycle when the power 
transistor remains off. 
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d. Quasi-buck series regulator. See Figure 6-5. This approach 
is a variation from the well-known buck eeries regulator. The 
functional differences from the buck type can be stated as follows: 
• Ql andCRl do not have to supportthe entire solar-array 
voltage, but just a fraction of it. 
• The output filter is more effective in the sense that it has 
to filter only the ac component of a fraction of the solar-
array voltage. 
• Although incapable to current-limit the solar array itself, 
it can current-limit any power source (like a battery) 
connected to the .collector of Ql. 
e. Buck-boost regulator. See Figure 6-8. The many attractive 
features of this circuit include the following inherent capabilities: 
• Input-output isolation and current-limiting. 
• Ability to step up or step down the input voltage. 
• Ability to conveniently operate in either half-wave or .. 
full-wave fashion. 
f. Dissipative shunt regulator. See Figure 6-6. This circuit is 
capable of precisely regulating the output voltage of a solar 
array by linearly loading a portion of the solar array. The 
error amplifier and driver stage (transistor Q2) comprise the 
regulating loop. The power transistors used in this scheme 
function within a Class A type of operation. 
6.4.3. 1. 2 Comparisons. A comparison of the configurations described in 
Paragraph b. 6. 3. 1. 1 is shown in the Comparison Chart, Table 6-10. Table 6-11, 
Relative Merits of Individual Approaches, compares the regulator approaches on a 
qualitative basis. 
6.4.4 Analysis of Buck-Boost Regulator 
6.4.4. 1 Basic Operation 
Figure 6-7 illustrates the energy-ladling circuit. The energy-storage 
transformer-inductor, T3, has a linear fluX versus MMF characteristic. The 
transistor switch, Ql, is controlled by a closed-loop circuit to turnon and off 
cyclically within a time period, T. A block diagram of the back-boost regulator 
is shown in Figure 6-8. 
Figure 6-9 illustrates the circuit current waveforms during one steady-state 
operating cycle. Voltage e1 = el across N1 (number of primary turns in T3) 
during Ton causes i to increase from ia to ib at a constant rate ein/Ll = ein/KNl. 
while i2 1S zero in NZ (number of secondary turns in T3). 
At the end of Ton. the continuous MMF, acting on the inductor. causes 
i2 = ib x N 1/N2 to start flowing in NZ and decreasing at a constant rate eo/KNZ (where eo is the dc average voltage across the output capacitor). During this 
interval, T off' i 1 :::: O. 
Since the increase of MMF Nl I':. il during Ton should be identical to its 
decrease during T off for a steady- state operation to exist, 
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Boost fOO'!, 88% Z5-5'0 Ydc 56 vdc Standby > 75 amps 
transformerles8 
Quasi-Buck 66'!, nit. 55-100 vdc 50 vdc Standby .. ZO amps 
serl •• regulator > 50 A consists of Z 
sectlo'ns: 
a) One unregulat. 
connected to a 
tap In Sol. A. 
through diode. 
b) One regulated 
by means of a 
buck pwm. 
(see Fig. 8) 
Buck·boost tOOo/. 9Z 25-65 Ydc 50 vdc Active redundancy "30 A 
(Note 6) (Note 7) (Note 8) 
Note 1: Faults ~onsldered as "series element shorted" Inc Iud. 
--ar-one or more pwr tranBlstors shorted (boost, buck or buck-boost .eg.) 
b) one transistor open (transformer or autotr. push-pull type) 
Notu Z: Computed value. 
Note 3: The too weight aSSUmes that only one transformer Is used In conjunction 
-wm. two complete sets of electronic parts to complete two boost regulators 
(this Is because the weight of an autotranslormer Is approximately 1/Z of that of 
a transr. for the ratio being considered). 
FO].JDOUT· I!'RM.W I 
Series Element Shorted (Not. 
Propagation Eo when Swltchh 
to Standby Redun 
a) Battery 0 
(> 50 amps) 
b) Solar array 
"30 amps 
a) Battery 0 (> 50 amps) 
b) Solar array 
( .. 30 amps) 
a) Battery 0 
(> 50 amps) 
b) Solar array 
( .. 30 amps) 
Sol. Array only 50 vdc or EoS. A 
a) Battery whichever Is hi! 
(> 30 A) 0 
b) S.A. However. Eo ~ ( .. ZO A) In the Interim 
a) Battery Not applle. (Tt 
« 30 A) approach relies 
b) Sol. A. active redunda~ 
rather than star 
« 30 A) redundancy (Note 8) 
Fault Conditions 
Shorted (N"t. I) Serlee Element Open 
Nhen Switching 
Delay before 
Eo when Switching Switching to Delay when Switching Current 
tandby Redund, Standby Redun, to Standby Redun, to Standby Redundan, Amplitude 
0 II::It sec Esolar array .. I sec > 75 amp. 
0 ~t sec 0 ~t SeC > 75 amps 
0 ::tit sec 0 .. 1 sec > 75 ampa 
vdc or EoS, A, ~t sec 50 vdc l:Ifi sec < 20 amps· 
Ichever Is hlghe r "'j sec 0 However, Eo:ll 56 vdc > 50 amps In the Inte rim, 
0 
wever, Eo ~ 56 v AI t sec 
the Interim 
.t applic, (Thl. (Note 9) 
proach relies on 
live redundancy 
(Note 9) r--'-No e{{ect > 75 amp. 
ther than standby 
dundancy 
!:!2!!L1; The advantages (a) and (b) would prevail whether a transformer or an 
autotransf. boost regulator Is used, 
Note 5: A simple fall safe voltage comparator In the Quasi-buck series rellul.lor 
--opens transistor 01 (see Fig, 6-5 whenever V cI decreases below certr,in 
value so that an emergency voltage Is available aero •• CI during £aIlY.r.s that 
otherwise would find the enllre solar array feeding a shari circuit, 
Note 6: The comparison :;f weights takes Into account the two voltage regulators 
--rone main and anolher standbyl of Mariner system type vs six bUck.-boost 
voltage regulator modules (all ae-tlve), 
Free Wheel Rectifier. Shorted 
Eo when Switching 
Propagation to Standby Redun, 
a) Battery 0 
> 50 amps 
b) Sol, Array 
"30 ampa 
a) Battery 0 
(> 50 amps) 
b) Sol, Array 
(N 30 amps) 
_I Battery 0 
(> 50 ampel 
bl Sol. Array 
( .. 30 ampe) 
Sol, Array 50 vdc 
only Battery'.008ter 
al Battery 
(> 30 amp.1 
provldcg output In 
the Int.erlm 
bl Sol, Array 0 
(" 20 amp.1 
a) Battery 
.: 30 amp. 
(Note 91 
bl Sol, Array 
< 30 amps 
Delay Before 
Switching to 
Standby Redun, Advantages 
.. I sec a) Simplicity In the conllg, of P' 
b) Few parametere to be mO."ltc 
~t aee a) Thermally balanced dl!!eren 
gain and better utilization of 
b) Stability and frequency reap. 
meanl of two mag amp stabl 
(Note 4), 
c) Current limiting capability 
d) Dulgn simplicity of falluTe 
redundancy thereof, 
e) Fuses Incorporated In main 
preclude the poulbllity of tl 
remove the damaged circuit 
f) 'l'wo SPOT relays are aubetl 
type to ensure a successful 
unit Into the circuit afte r tho 
auoclated SPOT relay) haa 
g) Input output I.olatlon 
'--
.. I SeC al Power transformer Is ellml 
A$ t sec 81 Highest "mclency 
.,j sec b) Lightest approach to provld • 
a .olar array 
c) Current limiting capability 
dl This system yields IIself co 
voltage blackout for certain 
Ihe battery Is Inoperative! 
e) Simplicity In the implement; 
redundancy since there Is n, 
II The collector voltage rating 
has only to account (or the r 
terminals SAj and SAZ of th 
gl More dfective output /Ilterl 
terminal o( L2 experiences 
equal to the voltage between 
(Note 91 al No Idle weight since aU mo. 
The circuit remains ope ratl 
100.lng one module, 
b) In~orporatlon of current IIrr 
this circuit doea not have to 
currents liue to shorls ocml: 
In t\le power Inverler elrcul 
c) This configuration Is fall-u 
It does not require standby I 
deter.tors other than fuses 
dl This principle can operate I 
thus Increasing the .{{ccllv! 
. 
Note 7: This e!!leieney hAS b~en caiculat. 
--nTs possible to either Inereate .£fiCie 
{requencles higher thail Z, <I kHz nre UI 
Note 8; The ahorllng o{ a lower tronsleto 
--ruse. (connected at the Input of the Indh 
fault cur rente In e)feees of 30 amps to 
Note 9: The output voltage of the buck-bo 
''"""'TiiValue before the fuse clellrs, The c 
Impedance, However, the transient st 
second or leu, 
TZ 
,n 
,g 
I, 
! 
" 
Delay Before 
Switching to 
Disadvantages Standby Redun, Advantages 
.. I sec a) Simplicity In the conflg, of pwr,. components ' a) No cut'rent limiting 
b) Few parameters to be monitored by failure detector b) Double pole D. T. relays mo.t likely will fall 
when awltchln~ under Cault currenta In eXC.II 
oC 75 amp •• 
c) Fault currenta occurring at the load or Z. 4 kHz 
Inverter h'lVe to now through the voltage regulator 
d) Any fault occurring at the 2.4 kHz Inv, will al.o 
result In the 10 .. oC one line voltage regulator 
e) Tranalent reaponse cannot readily be optimized, 
f) Failure detector very critical Cor lack of redundancy 
.. I sec a) Thermally balanceddlCferential amplifier, higher a) Loll .. melenl (88% InUead of 9a<f.) becauee a 
gain and better utilization of the error amplifier. transformer hao higher loasu thAn an Autotranaf. 
b) Stability and frequency reoponse optlmlutlon by 
moana of two mag amp stablllMtlng windings. 
(Note 4). 
c) Current limiting c"pabllity 
d) Design simplicity of failure detectoi'. and Cull 
redundancy thereof. 
0) Fuses Incorporated In main line regulator to 
ptecl\!de th~ possibility of Ihe relay failing to 
remove the damaged circuit. 
C) TWo SPDT relays are substituted for the oPDT 
type to eneure a successful swltehlng of tho standby 
unit Into the circuit after the moln unit (and lis 
a8l0elated SPOT relay) has shorted out. 
g) Input .outl'"~ Isolation 
~i scc a) Power transformer I. eliminated a) No current limiting 
b) Fault currenla occurring at the load or the Z. 4 kHz 
Inv. have to flow through the voltage regulato%' 
""t see a) Highest efficiency a) Requlr •• a tapped solar array. 
.. 1 sec b) Lightest approach to provide a regulated bus Crom 
a solar array 
b) Requires high voltage battery 
c) . Curront limiting capability 
dl This sy~tem yleld& it.elf conveniently to prevent a 
voltage blackout for certain fallurn occurring when 
the battery \0 Inoperative, (oco Note 5) 
0) Simplicity In the Implementation of the standby 
redundancy since there Is no transformer. 
f) The clIlleclor voltage fating of Q1 (sec Fig. 6-5) 
has only to account lor the ma><. voltage between 
terminals SA! and SA Z of the solar array; 
g) Mor. effeclive outpul filtering .Ince the Input 
lerminaloC LZ experiences only a voltage swing 
equal to the voltage b~tween SA! and SAZ. 
(Note 9) al No idlo weight since all modules ftr" ~ctlve. a) The Inductor-tranlformu I. a relatively heavy 
The circuit romalns operative even after cOmponent. Therefore, un operating frequency 
100.lng ono module·. of 6 kHz to 10 kHz I. necellary for weight/efficiency 
b) Incorporation of cunent limiting. Therefore, optimization 
this circuit doea not have to. support heavy fault b) 
current. due 10 .hort. occurring In Ihe load or 
In the povier Inverter ~Ircuits. 
c) Thh configuration is fall-safe ·in the sellse that 
it does not require standby unitl or failure 
detectors other than fuses 
d) This principle can operale in a fullwnv. fashion 
thus Incr.aslng the effectiveness of the filters. 
. 
Note 7: ThiS' efficiency has boon calculated ,ullng Z. 4 kHz al switching frequency. 
""'""1ITs posslbl. to either increase efficiency or decrea.e weight IC "peratlng . 
frequenele. higher than a. 4 kHa are uoed. 
Note 8: The sh·)rtlngof a lower transistor or Ihe Input IUter roap"cltor CaUl. the 
--ruse (connected at the inpul of the Individual module) to open. Thll may cau.e 
fault currents In excess of 30 amps to flow before the fuse Is cleared. 
Nole 9: The output vollage of the buck-boost regulator will experience adecrea.e 
-mYalue befor~ tho fuse clears. The clearing time depend. on the short circuli 
Impedance. Howeve" the transient aholiid be completed In approximately one 
. second or leBs. 
zz: 
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Table 6-11. Relative Merit. of Individual Approaches 
Approach 
Concept (I, (a) (b) (e' (d) (e' 
Efficiency: I = very hiah 
2 = hiah 
I 2 Z t 2 3 
1 = mediwn 
WeilJht: I '" liaht Z 3 z t Z 1 
2 = not al liaht 
3 = medium 
Current limitins; 
o = iltcapable of 0 I 0 Z t 0 
t = uay to implement . 
2 • it current-limite the battery bllt not the S. A. 
Fail-.afe tranafer of modlllea inca.e of any type of failllre: No Yes No Yes Yes Yea 
Inplltlolltpllt i.olation: No Yea No No Yea No 
Minimum voltage drift: I 
t = excellent Z t I t I I 
2 = intermediate 
Tranlient ruponse optimization: 
I = optimum Z I 2 1 Z 1 
Z = intermediate 
Failure-detector .• implicity and eale of incorporating 3 Z 3 I I t 
redundant failure de~ectora: 
1 = be.t 
2 = intermediate 
1, = poor 
Failllre propagation: Yes No Yes No No No 
Incorporate. tran.formi!!r or allto-tran.former: Yes Yes No No Yes No 
Type of redllndancy: 
A = activr 5 5 5 A A A 
S = .tandby 
Reqcaiu .• tappet! >lc.lar array: No No No Yea No Yes 
".:. 
NOTES: I. Definition of approache. 
(a) Allto-tranllormer type (JPL approach) 
(b) COft_rter tran.former 
(e) Tr",'orme .. I ••• 
(d) Q",a1-bllck 
:~l Bllck-boo.t O1 .. 1l)lth,e Ihwtt 
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Figure 6 ... 7. Actively Redundant Energy 
Ladling Buck-Boost Regulator 
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6.4.4.2 Weight 
An experimental TRW model based on the energy ladling concept has already 
demonstrated an electrical component weight of less than 4 Ib/kW. Preliminary. 
estimates for the finished unit; inc1udingpackaging; indicates that the overall 
system weight will be 12 to 161b/kW or less. 
6.4.4.3 Reliability 
The reliability calculations have considered three energy.;.ladling module-
pairs arranged in two pairs of supplementary circuits. The two circuits within 
one pair operate in such a manner that their switching operations are 1800 out of 
phase. Therefore; if the switching frequency of transistor switch, Ql, is 2 •. 4 kHz; 
the frequency of the ripple voltage across the .output capacitor is 4.8 kHz. The 
ratings and the design of the three individual power modules assure that adequate 
performance will be maintained in the event of losing one module. 
. Furthermore; the error amplifier (the portion shown at the right hand side 
of Figure 6-7), the overload detector,and the intermittent current disconnect 
circuit (Figure 6-9) feature a majority voting redundancy •. 
6.4.4.4 Efficiency 
The ensuing analysis deals with the most relevant components in terms of 
power handling within thebuck-boostline voltage regulator. The ground rules 
have been derived from the calculations and.experimental results obtained from 
a 300- W experimental breadboard developed by TRW • 
6.4.4.4.1 Assumptions 
a. Number of power modules. For worst-case efficiency, five 
out of sixmodules are assumed to be operative. 
1 i 1 
(PRIM. COIL 
i 
a 
OF T3) --,~---------'----"-;'~---
t 
1 i2 
(SEC. COIL 
OF T3) 
_TON--
Figure 6-9. Circuit Current Waveforms During Ol1e Steady-State 
Operating Cycle 
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b. Load handled by each module. Each module is assumed to be 
capable to handle a 50% overload, or 
c. 
d. 
e. 
340 / . 
"T"" x 1. 5 = 85 W module 
Under normal conditions, each module handles 340/6 _. 
56. 66 W (number of modules = 6) 
The sWitching frequency of the semiconductor switch is 
assumed to.be 2.4 kHz. 
Input voltage e. • The input voltage range is from 25 to 
65 V. For thel~urpose of this analysis, an input voltage of 
ein = 40 V is utilized. . 
6.4.4.4.2 Transformer-Inductor Losses 
where 
Copper losses 
The average input current per module is 
p 
= 0 
T '-
M 
El = 
E = 0 
output power = 340 W 
p. T 
o 
M • E1 • T 
s"Yitchingreriod = 416 f-lsec 
number of power modules = 3 
40 Vdc 
56 Vdc 
on 
Ton = 208 f-lsec (this further assumes that N2/Nl = 56/40 = 1.4) 
(6-1 ) 
Note: Equation (6-1) assumes unity efficiency as a first approximation. 
Solving for II 
II = 
340 x 416 
6 x 40x 208 = 2.83 amps 
To evaluate the copper losses, assume a linear rate of current change of 
di1 
Cit = 0.01 amp//J-sec (6-2) 
Therefore, the waveform of the current flowing in the primary winding of the 
inductor transformer isas shown in Figure 6-10; In Figure 6-10, the square of 
rms current is 
(6- 3) 
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. ii 
I = 1.79A 
a 
~ TON 
= 208· ... SEC 
b Ib = 3.87 AMPS 
••• TOFF' ----
= 208 ... SEC 
Figure 6-10. Inductor Transformer Waveform 
The expressbn for the square of rms current in the secondary winding is 
2 (1 ) secondary 
rms 
Although the winding resistance depends on the wire size and length of conductor 
used (which in turn is a function of the core dimensions), the present evaluation of 
copper losses will proceed under the assumption that the equivalent resistance 
referred to the primary side of the transformer is of the same·order of magnitude 
as that obtained for the experimental breadboard developed by TRW. This assump-
tion is not unrealistic in view of the rather lightweight units built for the bread-
board module (i. e., :3 2 Ib/kW). 
Therefore, assume the following winding resistances: 
= '0.0450 
2 0.045 x 1. 4 
Thus, the total transformer copper loss Pc is 
== 0.0880 
208 2 2 3 x 416 (1.79 + 3.87 + 1.79 x 3.87) x 0.045 
(6- 5) 
(6-6) 
208 ( 1 )2 2 2. 
+ 3 x 416 x T.'4 (1.79 +3.87 + 1.79 x 3.87) x 0.088 
= 
2 x 208 ,2 2 3 x 416 (1. 79 + 3,87 + 1. 79 x 3. 87)H X 0.045 
- 0.377 watts 
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Core loss 
The loss per cycle is represented by the area enclosed by abed in 
Figure 6-11. 
Area abed = lli xN x ll¢ = lli x E1 x T 
on 
For permalloy powder core operating at 2.4 kHz, the magnetizing force N III i/ t is 
about 16 amp-turns/meter (or approximately 0.2 oersteds). 
Therefore, assuming a molybdenum permalloy powder core with the following 
geometry 
OD ::: 2.25 in. ::: outside diameter 
ID ::: 1. 4 in. ::: inside diameter 
h ::: 0.55 in. ::: height 
I, = 5.73 in. = mean length of magnetic path 
The width of the hysteresis loop is 
A 1' 16 0.146 £.l = x,,~ =0.0195 amps 
where 120 primary turns are capable of supporting a 70- V primary voltage. 
Core loss per cycle is therefore 
E. T x lli ::: 1n on 
-6 40 x 208 x 10 x 0.0195 
-5 
::: 16.2 x 10 joules 
~C __ ,b 
'---------~+---~---...... Ni 
I I 
--I NL\i I-. 
I I 
Figure 6-11. BHLoop for Core Losses 
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Consequently, the total power loss P. in the iron becomes 
. 1 
.. -5 3 Pi:: 16.2 x 10 x 2.4 x 10 
- O~38 W per transformer 
where 2.4 kHz is the operating frequency. 
Since L1i and ExT in Equation (6 .. 7) are independent of the line and load 
conditions in the buc~ .. boo~~ inductor-transformer, the core loss is essentially 
fixed. 
6.4.4.4.3 Losses of Power Transistor. If it is assumed that the current required 
to commutate rectifIer GRG (Figure 6 .. '1) is negligible compared to its forward 
current, it is possible to establish the equations to calculate the transistor losses 
by referring to the current and voltage waveforms shown in Figure 6 .. 12. 
The average energy loss for the transistor is (neglecting losses due to 
leakage current): 
I 
P TR x T :: T VTtr + (VT .. VSAT) tv+ VSAT (tc .. tr - tv) 
where 
T :;:; period of switching frequency :: 416 jJ.sec 
I :: 1. 79A 
a 
Ib :: 3.87 A 
IDR - 0.387 A (assuming forced !3 :;:; 10) 
Veb :;:; amplitude of emitter-to-base voltage 
= 1.2 V 
VSAT 
:; 0.7 V 
VT 
:;:; 80 V 
t :;:; 1 fJ.sec(typical) r 
t :;:; 0.5 fJ.se.c, approximately 
v 
t :: 208 jJ.sec 
c 
t :;:; O. 5 lJ.sec (typical) 
s 
t f :: 1 fJ.sec (typical) 
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ASSUMPTIONS 
tr::: llJSEC 
tf = 1 IJSEC 
ts ::: 0.5 IJ SEC 
tv = 0.5 IJSEC 
Figure 6-12. Power Transistor Current and Voltage Waveforms 
! .. ELt!14b2Ll£2L4!Ml 
. \' substituting numerical values: 
P TR Joe T = l:..J.1 (80 x 1 + 79.3 x 0.5 + O. 7x 2.06.5) 
3 n . .. 
+ --r- (0.7 x 206.5 + 79. 3 x 0.5 + 80 xl) 
+ 0.387 x 1.2.x 208 
= 0.895 (2.64.20) + 1.935 (264.20) + 96.6 
= 747.5 + 96.6 
= 844. 1 W -tJ.sec 
therefore: 
. I 6.4.4.4.4 Losses of FreeN Wheelin Rectifier (CR6), 
Commutating urrent 
t 
IREeT • 
o I 
'. T - (t + t) J I e S I 
NOTES: I 
(A) RISE TIME IS DETERMINED BY tf OF TRANSISTOR 
(B) FALL TIME IS DETERMINED BY t OF TRANSISTOR 
I r 
o II 
57V 
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c 
where 
substituting 
II I 
Nl 
= x NZ a ·a 
Ib I Ib x Nl = Nz 
I I. _ 1. 208 A 
a' 
I' = 20.77 A b 
PCA6 x T = i Vf (Ib ' xt£ +Ia l x t r) 
+ V f [la' + i (Ib l - IaJ] [T - (tt + ts + tr + t£)] 
(6-9) 
(6-10) 
(6-11) 
P CR6 x T = i Vf (Ib i t f + la' t r ) + (la' + Ib ') [T -(tc + is + tr + t f)] 
. making substitutions 
P CR6 x T = 0.4(20.77 xl + 1.208 xl) + 405 (416 - 2010.5) 
= 0.4 (4.05 + 832.) 
= 335 W-Ilsec 
335 
= 4Tb = O.805W 
6.4.4.4.5 Losses of Output Filter Inductor, L2. To compute the loss of L2, it is 
first necessary to evaluate C4 and the output filter (L2oand output capacitor bank). 
I ' - I ' b a 
Vc 
4 
--zst 
(6-120) 
Where VC4 is the amplitude of the ac voltage across CIl (this can be near 
10 V. for maximum effectiveness in the combination of CIl and the output filter). 
II t = 208 Ilsec for the duty cycle being assumed. Solving for C 4 in Equation (6-J 1). 
A standard size is 33 IlF 100 V. 
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Attenuating now the voltage ripple by a factor of')O and using Co = 300 \JF 
for the output capacitor bank. inductor L2 can be calculated as follows: 
where . X 
ATT == 30 =,f:. - 1 ;: attenuation 
C 
n = 6 :: no. of modules 
f 1 = 2.4 kHz x 2 
C == 300 
o 
L2 RI O. 75 mhy 
(6-13) 
A suitable powder core is Magnetics. Inc .• 55894 with 100 turns of Awg 
No. 20 wire size. 
where 
WlxlwmxN 
RDC = 1000 x J 2 
WI = Res./toOO ft of Awg No. 20 wire 
= 1.0.30 at 250 C 
lwm::: mean turn length == L 25 in. 
substituting values 
RDC == 0.1080 
and the copper losses are 
= 0.13 W 
Evaluation of iron losses: 
A' ~16 x 0.065 = 0 0104 
Ll1 100 • amp 
where 
16 = magnetizing force, amp-turns/meter 
0.065 = length of magnetic path. meter 
100= turns 
6-.38 
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Therefore, the iron losses are 
P =VxT xMxF Fe L2 on 
(6-15) 
= 0.052 W 
Total losses of L2 = 0.182 W 
Ll has approximately the same losses as L2. Therefore the total losses are as 
follows: 
Component Losses (W) 
T3 0.757 
L1 0.182 
Power transistor 2.030 
CR 4 0.805 
~ 
L2 0.182 
Miscellaneous 1.000 
4.956 
EfficiEmcylmodule = 56. 6l~' t 956 x 100% = 92% 
6.5 2.4 KHZ INVERTER 
6.5.1 Description of Fun~tioils 
The following i.mctions describe the 2.4-kHz inverter. 
a. Convert the regulated 50 Vdc from the boost regulator 
to 50 Vrms at 2.4 kHz. This power is distributed and 
utilized as prime power for the spacecraft. ' 
b. Operate at the frequency generated by a crystal oscillator 
and; in the absence of this frequency source, have the 
capability to free run at a prescribed frequency. 
c. Accept either resistive loads or reactive loads which 
exhibit a lagging power factor. 
d. Work in conjunction with an undervoltage failure detector 
and a frequency failure detector to continuously monitor 
the quality of its voltage and frequency. 
e. Include standby redundancy for improved reliability. 
6. 5.2 Analysis of Existing Mariner Design 
6.5.2.1 Reactive Current Bypass Rectifiers 
The effect of these rectifiers is depicted in Figure 6-13. Diodes must be of 
the fast recovery type • Although these type of diodes have more junction capaci-
tance than normal diodes, they do have also faster forward recovery time due to 
the bonded construction. 
6.5.2.2 Independent Frequency Failure Detector 
Independent frequency failure detector can be realized from two viewpoints: 
a. As a matter of reliability, a substitution of a power stage 
when a power stage component fails and a substitution of 
an oscillator when the oscillator circuit fails appears to 
be a more effective procedure than the substitution of both 
when either one has failed 
b. From the design point of view, the configuration of a 
single failure detector that should encompass sensitivity 
to both voltage and frequency failures presents two 
weaknesses: circuit complexity and, particularly, 
great difficulty to achieve redundancy because of the 
incompatibility of parameters and failure modes being 
detected. A more reliable way to detect failures in 
the bridge oscillator is to sense directly the performance 
. of the crystal oscillator in te'rmsof its distinctfailure 
modes. 
The expected failure modes of the crystal oscillator are 
as follows: 
1. Crystal opens. Cessation of opE:lration can readily 
be detected and corrected by the automatic insertion 
of the standby crystal oscillator and countdown stage 
(seeFigure 6-14). 
2. Collapse of amplitude and deterioration of the output 
. signal waveshape (with fundamental frequencyre-
maining unchanged) due to a failure of the electronics 
directly associated with crystal (capacitors, tran-
sistors, and resistors). This type of failure will 
cause a decrease of the dc signal obtained from the 
rectification and filtering of the ac squarewave at the 
output of the bridge oscillator. This dc signal is 
fed to an accurate voltage comparator (see the 
three differential amplifiers connected in a majority 
voting configuration (Figure 6~14) that.has the further 
advantage of being failsafe. Such a signal, when 
decreaf>ing below a well-chosen threshold level, 
will enable the standby oscillator and associated 
countdown binary circuit, and simultaneously dis-
able the output of the maUunctioning oscillator. 
Furthermore, the testability and resetability(or 
capability of the circuit to be reset) of the oscil-
lator are easy to accomplish, and the binary count-
down circuitry can be made failsafe. 
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Figure 6-13. Reactive Current Bypa::;s Mechanism 
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Oscillator Including Majority 
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The result of this convenient and redundant configuration is a compact (could 
be made of integrated-circuits in its entirety) and failsafe circuit without the use 
of any relay. See: . . 
• Figure. 6- 14. Failsafe Failure Detector and Solid-State 
Switching. 
.• Figure 6~ 15. Bloc.k Diagram of 2. 4kHz Inverter. 
• Figt 'e 6-16. Failsafe Low-Level Driver Stage. 
c. Although the Mariner approach incorporates a technique that 
minimizes the on-state overlap, it causes an undesirable 
delay during the off-switchini .. As a result, the delaying 
of the on-stage must account for both the carrier storage 
plus the off-switching delay caused by such a technique. 
This is a small loss in the utilization of the power tran-
sistors by approximately 90 n&ee off switching delay = 
Cl x (Rsec of T3 + RCR6). A recommended technique 
is shown in Paragraph 6.9. 3. lao 
6.5.3 Approaches Considered 
6.5.3. 1 Preliminary Screeni~ 
a. Bridge type 
b. Center-tap type (JPL app:t"oach) 
c. Center-tap tY'pe including refinements (the refinements 
referred to are those delineated in Paragraph 6. 5. 2) 
The relative merits of these circuit approaches are summarized in 
Table 6-12. 
6.61¢, 3¢ INVERTERS 
6.6.1 Description of Functions 
The following functions describe the l¢ and 3¢ inverters. 
a. Convert the regulateddcvoltage from the output of the 
line-voltage regulator into single and 3¢400-Hz square-
wa ve powe r outputs that are synchr onous with the 2.4 kHz 
squarewave. ... . 
b. In the ,:;ase of the 3¢ inverter, provide an output voltage 
. waveform with a supressed third harmonic in 6rderto 
prevent the loads from dissipating it. 
c. Accept either resistive loads or re~ctive loads which 
exhibit a lagging power factor. 
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Table 6-,12~ Relative Merits of Individual Approaches 
Approach 
Concept (a) " (b) I' (c) 
Brid~e Type Center-Tap (JPL) Center-Tap (improved) 
0-
J 
~ 
QD 
Power transistor voltage rating: L = low, 
H = high 
Weight of power transformer 
Transistor losses: L = low. M = medium. 
H = high 
Reliability: H = higher.M = m,edium 
Simplicity and dependability of failure 
detectors: 
H= high. M = medium. 
L H H 
80% 100% 100% 
H M L 
M M H 
M M H 
Note: It has been assumed that th~ bridge type has the same failure detector. base-driving 
technique. and lack of reactive current rectifiers as the Mariner approach. 
r,""1 
':;,trnnl 
", , 
...,,~<:,' 
,,"' ~~ .~~ .' .• : i 
' .. -so ",.,. 
6.6.2 Analysis of Existing Mariner Design 
6.6.2. 1 IdentifyAreas fot Improvement 
a. Need for reactive current bypass rectifiers. Circuit 
recommendations pres~nted in Paragraph 6.5.2 are also 
applicable in this case. . 
b. A partial redundancy could increase considerably the 
dependability of these inverters. This partial redundancy 
would include the following: . 
1. A failsafe bias and exciter circuit; see Figure 6-17 
(bias supply and 2. 4~kHz excitation for synchronizer, 
fully redundant). 
2. A majority voting synchronizer; see Figure 6-18. 
6.6.3 Approaches Considered 
6.6.3.1 Preliminary Screening 
a. For the single phaseinverter 
1 . Bridge type, nonredundant 
··2. Center ~tap, nonredundant 
3. Center -tap; partially redundant 
b. For the 3¢ inverter 
1. Nonredundant type 
2. Partially redundant type 
The relative merits of these approaches are summarized in Table 6.,.13. 
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Figure 6-1 7. Bias Supply and 2.4 kHz Excitation for 
Synchronizer (Fully Redundant) . 
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Table 6-13. Comparison of 1e1>. and 3e1> Inverter Design Approaches 
Concept 1 Phase 
l '3 
Voltage ratings for power transistors: L= low, H = high L H H 
Size and weight of output transformer 80% 100% 100% 
On-.state transistor losses: L = low, H == High H L L 
Reliability: M = mediwn, H == high M M H 
Need of failure detectors No No No 
1:"Phase 
1. Bridge type,nonredundant 
2. Center-tap, nonredundant 
3 Phase 
2 
L L 
100% 100% 
L L 
M H 
No No 
I .3. Center-tap, partially redundant 
I .~ "~I' 
.' 
, 
3-Phase 
1. N onredundant type 
2. Paz:tially redundant type 
~ "~ 
\'i.~='1!i'-.i 
f· 
\,,,.,,.J 
.~. " 
JC:'.-,-,',- . 
, ' .. ,,' 
6.7 POWER DISTRIBUTION 
6.7.1 Description of Functions 
The primary function is the .basicdistribution of power, in response to· 
ground-initiated or on-board command signals. This power falls into two basic 
categories characteristic of this system: 
• Regulated dc 
• Regulated ac 
Typical functions include the command operation of battery charging, momentary 
boosting, ACS control, heater control, 2.4 kHz inverter selection, experiment 
control and others. To con,servepower, it is required that a commanded state be 
attained during the command duration and that this state be maintained with mini-
mum power consumption until another command is received. To conserve on the 
number of commands, some functions must toggle alternately from one state to 
the other on successive commands received on a single inpntline. Basically, two 
types of commands are used: . 
a. 100-msecpulsesfrorh isolated switchtransistors. 
b. Relay contact closures. 
Both types are powered from a single 30. Vdc supply distributed to the isolated 
switches, relays, and relay drivers. Additionally, the relays and related driver 
circuitry must exhibit immunity to noise and stray signals, so that spuriOlis or . 
random undesired operation does not occur. 
Because of thecriticcil, in-line nature of the power distribution system to 
mission success, it is highly desirable that a reliable method be implemented, 
consistentwith interfacing functions and circuits. Additionally, information is 
provided to telemetry about the command function state. 
6.7.2 Requiremehts 
Reference Table 3-1. Preliminary Specification, Power Distribution and 
Table 5-4,Command·Designation. 
6.7.3 Analysis of Existing Mariner Design 
6. 7.3. 1 Areas of Improvement 
Since the present circuit inc1udesno part redun:Hmcy; failure of almost any 
single part results in the inability to command the function. Circuit redundancy 
could he iMplemented to allow normal operation to continue in the event of any 
single pa .'t failure, and in selected cases multiple part failures. . 
When.a function responds. to more than one command, these signals are 
combined by diode-resistor OR gates. These gates have the property that the out-
put signal amplitude corresponds to the largest of the input signal amplitudes. 
Therefore, if one. of several command signals failed in the ON condition, the 
related relay driver would be continuously energized, preventing any further com-
mand response of that function. Capacitive coupling of parallel command signals 
could prevent this particular failure mode and subsequent loss of command control. 
Since the 30-Vdcsupplyis in line to al1commands and relay-drivers; the 
necessity for reliable; fail-safe design is apparent. The present MM'69 circuit 
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protects against some part failures but not against all; 1. e., an open zener diode 
causes the output voltage to increase toward +56 Vdc,limited only by voltage 
divider action of the zener bias resistor and the load resistance. Additional 
circuit redundancy could be implemented to allow this critical circuit to provide 
continued in-specificatlonperformance for all single and selected multiple part 
failures. Alternately, the supply could be eliminated if the related circuits were 
designed to operate directly from the regulated dc bus. Since this supply pro-
vides power to circuits in several boxes, it is susceptible to cable ShOl'tsto ground 
or otherpotentlaJs. Incorp()rationof resistive decoupling to limit loading by , 
grounds,anddiode decoupling to protect against connections to higher potentials 
could eliminate this problem. 
6.7.4 Approaches Considered 
The basic circuit configurations considered fall into four categories: 
• Nonredundant - single part circuits. 
• Fail safe -> Circuits employing series or parallel redundancy 
" where the predominant part failure mode is considered so that 
the circuit failure is biased toward a preferred failure mode 
when one exists. 
• Quad"':" Substitution of four parts for one in either a series 
or bar -quad connection, enabling operation to continue for 
any single and some multiple part failures. 
• Majority voting - Logic combination of ~he outputs of three 
or more circuits performing the same function, whereby the 
overall output reflects the output of the majority of the circuits. 
. . . -
Since resistors are generally considered to fail in the open condition only. this 
allows parallel connection instead of quad connection in quad circuits. As a gen-
eralrule, more relay contact sets (poles)ar,e required in redundant circuits than' 
are required in the single part circuit" i.e., (1) to quad a single-pole, double:.. 
throw relay (SPDT) requires four, double-pole, double -throw (DPDT) relays (2) 
to majority vote a SPDT requires three DPDT relays. For the quad circuit, the 
numb;!rof relays inc~eased by four and the contact sets by eight. For the majority 
voting circuit, the number, of relays increased by three and the contact sets by 
six, For the' 'case where a four";pole, double-throw relay is completely utilized, 
four eight-pole, double-throw relays would be required fora quad connection (or 
eight four -pole double-throw relays) • However, this is a maximum indicating the 
weight and size trend when employing component redundancy for relays " When 
contact stress and operational life are well within the relay capability, the contacts 
are assllmed highly reliable and the coUis assumed as the primary cause of 
failure. . 
Since tWO-COili magnetic ;..latch relays can be operated to'both states by 
reversing the voltage polarity on either coil, it follows that improved reliability 
can be achieved by additional driver complexity wit,hout increasing the number of 
relays. Table 6--14 compares the total parts of different circuit configurations VB. 
the basic lI1ariner relay driver. 
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Table 6-14. Part Count and Failure Mode Comparison 
Total Parts Failure Mode Survival. 
Mariner 169 
TFigure 6 -19) 
20 Worst: Almost all part failures disable 
the circuit. . 
Quad 
n:"lgUre 6-20) 
Fail-Safe 
(Figure 6-21) 
Majority Voting 
(Figure 6-22) . 
Bridge 
(Figure 6-23) 
70 
4L 
92 
66 
~: Continued operation after all single 
a~d many multiple part failures. 
Fair: Predominarit faHure occurs in' a 
preferred mode. Can operate normally 
for some part failures.' 
Best: Continued operation after all single 
. and many multiple part failures. 
Very Good: Continued operation after all 
single and many multiple part failures. 
Relay contacts are not redundant. . 
. . 
*Exclusive of relays which were discussed previously 
6.7.5 Summary 
The selected circuit (Figure 6 -24) depicts a bridge driver with ac signal 
coupling and improves the problems discussed in Paragraph 6.7.3.1. The block 
diagram of the selected relay driver is shown in Figure 6 -25. 
• AC coupling allows normal operation: to continue after one. or 
fiOre parallel input commands fail in the ON condition. 
• The parts required for toggle operation are in line only for 
the toggle command, increasing the reliability for parallel 
commands. 
• The 30- Vdc supply is 
1) Eliminated by design for operation directly from 
the regulated dc 
2) Improved through additional redundancy and dis-
coupling to survive all single part failures and 
cable faults (if other constra~nts preclude (1) 
above). 
The advantages anddisadvantages are summarized in Table 6-15. 
6.7.5.1 Description of Selected Relay Driver Circuit (Figul'e6-24) 
• Relay Driver. Each relay driver consists of two pairs of 
'. complementary transistors connected in a bridge fashion 
to provide current to the l'elaycoil ina bidirectional 
manner, i. e., the relay will close or set (current entering 
dot) whentransiators Q8 and Q9are turned ,on for 10 maec. 
Accordingly, the relay will open: or reject when transistors 
Q7 and QIO are turned on for an equal period of timtl. 
. ~ ! 
. '. ~ r 
. 'l 
SET 
CMD. IN. 
+3()VDC --4----+-,----'---.., 
CR2 
Figure 6-19. Mariner Relay Driver 
SET CMD. IN. 
+30--t-~~ __ ---------'----~'---------------~ 
R4 
Figure 6-Z0. Quad Relay Driver 
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R4 
Figure 6"2la. Fail-Safe Relay Driver 
NOTF.: PREFERRED FAILURE 
MODE IS RESET 
Figure6-Zlb. Fail-Safe Relay Driver 
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DIODES 14 + I PER GATE 
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Figure 6-24. Command-Relay Driver Controls 
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For redundancy purposes there is another identical relay 
driver and coil (Relay Driver No. 2 and Coil No. 2 in 
Figure 6-24), so that any Dingle part£ailure and certain 
mUltiple part failures will not inhibit the correct operation 
of the relay. 
Table 6-i5. Characteristics of Selected Relay Drives 
Item 
1. Bridge driver 
redundant circuit 
2. AC command 
signal coupling 
3. Toggle circuit 
4. +30 Vdc supply 
Advantase 
Reliability: Improved. 
Redundancy allows normal 
operation for all single 
part failures including one 
of two relay coils, extlept 
relay contacts. Many 
multiple part failures can 
also be survived. 
Reliability: Improved. 
since normal command 
operation can continue 
after a command input 
fails in the ON state. 
Reliability: Improved. 
since parts are restricted 
to the toggle command 
and are not in line for 
parallel commands. 
Size and weight: Timing 
energy storage and logic 
are performed ata lower 
level, allowing small 
parts to be utilized. 
Reliability: Improved. 
1) Supply is eliminated. 
deleting a single function 
which is in line with all 
commands. 
2) Through part redun-
dancy to allow normal 
operation for all single 
and some multiple part 
failures, including cable 
faults. 
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Disadvantage 
Size and weight are in-
creased by redundant 
circuit. Parts increase 
R:l3X. 
Small increase in size and 
weight. Approximately 
three additional parts per 
OR'd command signal. 
1) Increased part ratings 
required for operation at 
higher voltage. 
.' 
2) Increased size and 
weight. Several additional 
part's are required for the 
basic supply. plus two parts 
per relay driver and using 
function (CC&S, decoder, 
etc. ) 
,~,' 
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.,~., 
.' .. ' . 
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• Subdriver. Each subdriver is composed of four NPN 
transistors also connected in a bridge configuration and 
capable of providing input signals to both relay drivers 
when the subdriver itself receives an input voltage of at 
least 5 V referred to ground. The input terminal of each 
subdriver is the anode of diodes CR5and CR6. 
One of the subdrivers causes the relay to close or set 
(Subdriver No. 2 in Figure 6-24) and the other will open or 
reset the relay. The subdrivers, again, are insensitive 
to any single part failure and to certain multiple part 
failures. 
• Toggle Operation. Transistors Ql and Q2. capacitors C 1, 
e2, C3, and C4, resistors RI through RlO, and one relay 
contact constitute the toggle circuit. 
To describe the operating principle, assume that the contact 
has the position shownin Figure 6-24. This will cause Ql 
to be on, and therefore it will not allow the next input signal 
to reach subdriver No. 2 via diode CRl. Instead, the toggle 
input will ~ .'! directed through CR2. since Q2 is open and 
permitted to reach subdriver No. 1 (reset subdriver). 
causing the relay to open or reset. Once the relay is open 
the contact will cause Ql to turn off the Q2 to turn on with 
a built-in time delay (see capacitor Cl and resistors RS 
and R6) to prevent the toggle command to be directed to 
both subdrivers simultaneously. 
With Ql off, the next toggle command will cause the relay 
to close, completing one full toggling cycle. 
• Gate Circuits. The gate circuit associated with the CC&s-Nt 
command. is only capable to close the relay, or, if the relay 
were already on, the application of the input will not cause 
the relay to change states. Conversely, the gate circuit 
associated with the CC&S-L3 command is only capable to 
open the relay. The apparent lack of redundancy in the 
individual toggle or gate circuits is obviated by the fact 
that there is more than one input circuit. whether a toggle 
or gate, capable of reaching the subdrivers via the OR 
gates (diodes CRt, CR2, CR3, and CR4). 
6.8 BATTERY CHARGER 
6.8.1 Description 
The battery charger provides the battery charge current at a prescribed 
limit, if power is available. When a constant voltage limit is reached, this limit 
is maintained. The charger responds to a ground command to initiate and terminate 
charge. Charge initiation/termination is also accomplished by two on-board 
commands. Table 6 -16 presents a comparison of charger characteristics for the 
Mariner '69 and the selected system. 
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Table 6-16. CharacteristicsComparison 
Characteristic Mariner '69 
Source Solar array. 
Input voltage 34.6 to 50 Vdc 
Current limit Less than 1 amp 
Voltage limit 34.6 Vdc 
Tolerance :l:0.2Vdc 
6. 8.2 Areas for Improvement 
Selected System 
Regulated bus 
50 Vdc :1:1% 
300:1: 50 rna/battery 
35.4 Vdc 
:1:0.2 Vdc 
The circuit presently utilized incorporates no redundancy, exclusive of in-
put and output filter capacitors. Therefore the failure of any single part disables 
the regulator in one of two conditions: 
Open: 
Short: 
Unable to charge the battery. 
Unable to voltage-limit; charge termination must be 
by ground command. 
The open failure condition seriously degrades spacecraft capability to per-
form the mission, particularly since no backup capability exists for battery 
recharge with the regulator failing open. 
PNP power transistors could be uti·!ized to reduce the series drop if opera-
tion at input voltages approaching 34.6 Vdc is really a necessity. Additionally the 
cLirrent limit could be implemented resistively with the value chosen to satisfy 
the I-amp current limit at the highest solar-array input voltage. This deletes a 
transistor (Q3) and possibly the need for a diode (CRI5). 
6.8.3 Approaches Considered 
Of the approaches considered, switching regulators were eliminated because 
the efficiency improvement was not worth the additional complexity. Similarly 
majority voting or quad regulator circuits were also eliminated because only a 
small reliability improvement was achieved at a large increase in parts and 
weight. The three final candidate approaches are: 
• Dissipative regulator (active): Present Mariner approach. 
• Dissipative regulator (active: With command backup for 
charging if an open failure occurs • 
• Dissipative regulator (inactive): Battery charge current switches 
to zero at voltage limit: com-
mand backup included. 
The dissipative regulator considered was basically the same as the Mariner 
approach with the modifications discussed in Paragraph 6.8.2. A schematic is 
shown in Figure 6-26. 
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Figure 6-26. Dissipative Regulator (Active) Schematic Diagram 
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Figure 6-27 shows the same basic regulator with addedcommand relay 
capability to ov.erride any regulator failure. Battery charge occurs through resis-
tor Rl when Kx i. commanded closed, after terminating charge through the regu-
lator by opening KZ. This same basic approach can be implemented with the 
existing Mariner charger duign. 
Since the .elected system providu a relulated bL1S, the cllrrent could be 
implemented through resistors and the charge terminated by opening the series 
relay at the limiting voltage. Figure 6-28 Ihowl a block diagram and schematic 
of this approach. 
To guardagain.t failure of the voltage .en.or, if the voltage limit was 
sensed at too Iowa level to effectively charge the battery. a flip-flop plus logic 
is added to provide command override capability. 
In a modification of the last approach, a majority voting voltage sensor can 
be implemented u.ing existing, available, integrated-circuit flat-packs, (Figure 
6-29). No increase in size or weight is expected lince the AND gate and override 
flip-flop would be daleted along with the additional command • 
.. 
6.8.4 Summary 
Of the three basic approaches considered, the dissipative regulator with no 
ground command override capability was believed to be toou.nreliable for the orbit-
ing mission. 
Table 6-17 summarizes the four approaches using the existing Mariner ap-
proach .as a base line. From the table it is seen that, for the selected system 
with a regulated bus, the current-limited charge can be achieved with resistors 
(dissipative. inactive charger). Charge termination is achieved with a voltage 
sensor in combination with the charger disconnect relay and driver. The sensor 
can be implemented in a highly reliable manner with no size or weight penalty. 
This approach alao obviates additional command backup arid related circuitry. 
The recommended system has two separate battery chargers. 
6.9 MOMENTARY BOOSTER 
6.9.1 Description of Functions 
The following are the functions of the momentary booster: 
a. Detection of current sharing.Thb particular function 
is impo~tant since current aharing is a misuse of the 
energy available at both the solar array and the battery. 
b. Boost momentarily the battery voltage via a dc-to-dc con-
verter to minimize the load seen by the solar array to a 
higher voltage operating point. 
c. Limit the duration of boosting action as well as the idling 
intervals Sl), as to be commensurate with the power capacity 
of the momentary booster. 
6.9.2 Requirements 
The followif).g are the requirements of the momentary booster: 
a. Booster must be capable of providing a minimum of 
150 W power capability for a pulse duration not to exceed 
1 sec. 
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Figure 6"29. Dissipative Regulator - (Inactive) 
with Majority Voting Level Detector 
b. Idling intervals must be within 5 !lec minimum and 15 sec 
maximum. 
c. CurrentMsharing detector to command boosting action 
whenever the primary voltage drops below 33 V. 
d. Means of overriding or fusing the momentary booster must 
be pl'ovided to avoid the possibility of a continuous boosting 
action. 
e. Some form of redundancy or backup must be provided to 
prevent curl'ent"sharing mode after the momentary boos:el' 
has failed. 
i. The input voltage to the boost inverter must be between 
ZZ and 34 Vdc. 
g. The output voltage of the boost inverter must be 44 V 
minimum. 
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with command backup 
4. Dissipative (inactive) 
with command backup 
and maj ority voting 
sensor 
Table 6-17. Summary of Four Approaches 
Advantages 
Current limit: Set by passive components 
(resistors). Active regulator is deleted and 
reliability is improved. 
Command backup: No backup charging mode 
is available if regulator fails OPEN. 
Current limit: Set by passive components 
(resistors). Active regulator is deleted and 
reliability is improved. 
Command backup: Charging mode exists in 
event regulator fails OPEN. 
Current limit: Set by passive components 
(resistors). Active regulator is deleted and 
reliability is improved. 
Command backup: Charging mode exists in 
event regulator fails OPEN. No additional 
relay or circuitry are required with automatic 
charge termination at voltage limit. Net 
weight is reduced. 
Current limit: Set by passive components 
(resistors). Active regulator is deleted and 
reliability is improved. 
Command backup: Not required with highly 
reliable sensor, achieved at no weight or 
size penalty. 
C,,,) 
Disadvantages 
No fixed-current limit. 
Addition relay and driver 
circuitry are required with 
increased size and weight. 
Additional command is 
required. 
No continuous voltage limit 
charging can be achieved. 
Override command and logic 
are required. 
.... 
I , 
V 
_.'.'. 
r. .. ~ 6.9.3 Analysis of Existing Mariner Design 
The following areas need improvement. 
a. Momentary booster. Present Mariner approach does not 
show any well-defined technique to avoid the overlap of the 
on-state of both power switches. The reverse bias afforded 
by capacitor ClO during switching is helpful,but incapable 
of preventing overlap in the presence of a voltage waveform 
with a high dv/ct. One technique to avoid overlap is shown 
below. 
where: 
Tl = Transformer providing base drive to power transistors 
Ql and Q2 = Power transistors of the inverter or the boost 
inverter. 
b. Current-sharing detector. 
1. The right hand side of diff. amp. Q7 has an unde-
sirable floating base mode of operation. A 3.3 
Megohm emitter-to-base resistor is recommended. 
2. There should be a resistor or a fuse in series with 
the coil of QIO; otherwise, there is a failure mechanism 
that may well result in a short across the 50-V bus: 
either a shorted CRI or a shorted Kl coil (independently 
of the position of the Kl contacts) will lead to the 
failure so described. 
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6.9.4 ~pproaches Considered 
6.9.4.1 Preliminary Screening 
a. Mariner approach (nonredundant) 
b. Mariner approach with the incorporation of improvements 
(see Paragraph 6.9.3.1). 
c. Redundant momentary booster (using two Mariner circuits, 
one main and another standby). . 
6.9.5 Relative Merits of Individual Approaches 
Approach 
Concept (a) (b) (c) 
Weight: I = light; 2 = medium 1 1 2 
Simplicity of current sharing detector: 1 1 1 
1 = simple 
Detector detects; c = current, v=voltage v v ,. v 
Need of additional failure detector No . No Yes 
Requires transformer or autotransformer Yes Yes Yes 
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7. SYSTEM COMPARISON AND SELECTION 
7. 1 INTRODUC TION 
For ac distribution s1stems, there are a multitude of possible systems to con-
sider. SectionS nSeleetion of Model System Configurations" delineates the rationale 
in arriving at the five model systems depicted in Figure 5-1. For the Mars Orbiter 
on flyby missions, efficient battery charging is not required for the following 
reasons: 
• Battery charging power is relatively low (25 W) 
• . Battery charging times are long 
• The sizing of the solar array occurs during a nonbattery charging 
mode (namely TV sequence) 
In summary, contrary to low earth orbits where continuous charge/ discharge 
cycling of the battery occurs, battery-charging efficiency is not a primary design 
criteria for the missions of concern. 
The power conditioning elements (2.4 kHz and 1q" 3¢ 400-Hz inverters) supply 
regulated ac power to the spacecraft user equipment. There are several ways of 
supplying the regulated ac power, namely: 
• Providing a regulated dc (± 1 % regulation) to an unregulated 
inverter (present Mariner scheme). 
• Provide separate regulators in the ac conversion units. 
,~ 
Based upon previous studies' centralized (e. g., the use of a single regulato,r 
for the entire set of inverters) rather than distributed equipment will result in 
higher efficiency, lower weight, and fewt:r number of part,s. 
Analysis of the power requirements shows that the majority of power (194 W 
maximum) is required at 2. 4-kHz and 116~W unregulated power for TWT converters 
and dc heaters. The major system tradeoffs involve the various methods of condi-
tioning the power source power (solar array and battery) to provide unregulated 
power and regulated power. Howevel', it is desirable for reasons of load equipment 
design simplicity and efficiency to provide all the loads with regulated dc. Power 
system tradeoffs, on the other hand, will determine the optimum mix of unregulated 
and regulated power distribution. 
Table 7-1 summarizes, itl matrix form, the relative advantages and disadvan-
tages of the various system methods to proyide conditioned power for both the 
regulated and unregulated dcloads. . 
7.2 SOLAR ARRAY POWER UTILIZATION 
The solar array utilization factor (SAUF) for solar array power utilization will 
be defined as the ratio of power delivered to the loads divided by the required solar 
array maximum power at the critical design point. The definitions are as follows: 
• Power to loads: Unregulated dc (heaters). 1q, or 3q, output, 2.4 
kHz output, and output power of the TWT converter. 
,~ "Study and Analysis of Satellite Power System Configurations for Maximum Utiliza-
tion of Power" Report No. 04894-60 i-ROOO, Contract NAS 5-9178, 1966 December 30 
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Table 7-1. Advantages and Disadvantages of System Methods 
:;Y:;TEM I :;Y:;TEM l SY:;TEM '~ SYSTEM 4 
PWM Array 
Control arid J\c'liVt· Shunt and Z('nc~r Limit(:r Shunt Limiter 
BaUt'ry Boost BClth'l~y Bl)()st and n(I(}~t and Bt)ost LinIC: 
Criteria R~'glllat~~ R(:~lllal{)r: Lin(' R<:);u.lator Rc.~·gulat()r 
L Solar array power utilization ('70) 84.4 HI'. I ('; t!7. 3 114.' llS. IS 
2. R,(,.~liability' as'scssmcnt ~o. 999 ",0.99'1, 0.927 ::0.9'/9 
3. NlImb~r .of .powC"r-handlin~ units 2 2 Z ~ 
4. Short' c:-irc\iit protection Curr:cnt- Cllrrcnl- None Non(: 
limitinA LinlitinJ~ 
5. Weight (lb) 20 19 (0 Z5 16 ",,19 to Z5 
6. [solation be~ween power soU:r~e~ ~nd No No No j\;o 
regulator dc, bus 
7~ Restring of solar array Yes Yes No No 
-.1 8. Heat dissipation Moderate High {in High High 
I shunt transie,nt transient 
(\oJ ele~ents) (zener limiter) (shunt lilnifer) 
9. Number of active c<?ntrol loops 3 3 Z 
10. Complexity' Current- Current- Lo';" Low 
sharing sharing 
lL Momentary booster No No Yes Yes 
12. Battery discharge diode No No Yes Yes 
13. Testability No Shunt regulator No Shunt limiter 
problems during power- problems during power-
diSSipating dis sipating 
mode mode 
14. Failure detection More' com- Battery boost Boost line Boost line 
plex with regulator regulator regulator 
PWM and 
boost r'egulator 
15. Transient response Same Same Same Same 
16. Battery power 0 0 + 3. 5cr• + 7'~Orr:, 
(single diod,,) (quad d,is-
charge diOde) 
17. Cabling Moderate I Moderate I Moderate l\l"derate IS. Test and ,manufacturing ·MOderate Mod .. rate Moderate l\lodt. ... rate-
t::~~i}u"l y 
~Y~TE:.1 ? 
Bu('Y-B()lt',,~t 
R(~gl~lat?r 
114.4 
::0: 999 
Currf:nt~ 
limiting 
10 
Yes 
No 
Moderate 
Low 
Yes 
Yes 
No 
problems 
~o detection 
parallel operating 
-redundancy 
Same 
-7.0", (quad 
discharge diOdes) 
:\IininlUDl 
!\tinill1:lu.n 
- ,~,' 
~ . 
#f!(~lr',.J . 
~J 
:-., 
• Critical design point: The critical design point is that time in 
the mission where the solar array power margin (with respect 
to required load) is a minimum. For the orbiter mission, the 
critical design point occurs during the TV sequence when all 
experiments and the high-level TWT are turned on. 
The analysis is presented in the following sequence: 
• Comparison of existing Mariner power system design with a 
buck-boost system. 
• Solar array power utilization for an active shunt system - Model 
System No. 2 
• Comparison of SAU factors for all five model systems, including 
efficiency improvements in the TWT converter and 2.4 kHz inverter. 
7.2. 1 Comparison of Existing Mariner Design with the Improved 
Buck-Boost System 
The following analysis will show how solar array power utilization can be 
improved by increasing the efficiency of the existing power conditioning elements. 
The major functional power-handling elements for the existing MM system are 
shown in Figure 7-1. 
P
s 
SOLAR 
ARRAY 
... 
Ps TWT 
- P4 CONVERTER 
<, 
P3 P6 LINE 2.4 kHz INV 
REG 
HEATERS 
P 7 
Figure 7-1. Power-Handling Elements 
P 1 :: output power of 2.4 kHz inverter 
P2 :: output power of 1<1> or 3<1> inverter 
P 3 :: output power of line regulator 
P 4 :: output power of TWT converter 
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P 5 = input power to TWT converter 
p 6 = input power to line regulator 
P7 = heaters 
p 8 = required solar array power 
111 = efficiency of 2.4 kHz inverter 
112 = efficiency of lcj> or 3cj> 
113 = efficiency of line regulator 
.114 = efficiency of TWT converter 
Analysis of the load profile (Table 4-2) shows that the maximum solar array 
power requirements occur during the TV sequence. The loads for this mode are 
as follows: 
P 1 =187.15W 111 = 0.912 
P 2 = 
P 5 = 
P 6 = 
Solar array power 
(existing MM '69 design) 
15.5 W 112 = 0.838 
89.0 W 113 = 0.887 
27.0 W 114 = 0.75 
line losses * 
= 
187.15 + 15.5 
0.912 0.838 + 89 + 27 + line losses 
0.887 
= 20~:8J~' 5 + 89 + 27 + line losses 
= (252+ 89+ 27) 1.03=368(1.03=379W (7-1) 
The power flow diagram for the recommended buck-boost system is shown in 
Figure 7-2. 
Solar array power requirements for the recommended buck-boost regulated 
dc .ystem have been computed for the following basis: 
Case 1 : 
a. TWT converter efficiency of 75% (existing design) 
b. 2.4 kHz inverter efficiency of 91.2% (existing design) 
>~ Line losses assumed to be 30/0' 
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Figure 7 -2. Power Flow Diagram 
Case 2: 
a. TWT converter efficiency of 92% (improved design) 
h. 2.4 kHz inverter efficiency of 91. 2% (existing design) 
Case 3: 
a. TWT converter efficiency of 92% (improved design) 
h. 2.4 kHz inverter efficiency of 93% (improved design) 
The required solar array power for Case 1 is as follows: 
(
p 1· P2 P 4 ) 
, . Tit +lil + Ti4 + P 6 
P 8 = Solar array power = • '1]3 
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where: 
P1=187.15W 
P 2 = 15.5 W 
P 4 = 66.7 W 
P 7 = 27 W 
.', , .. ", 
1'\1 = 91. 20/0 
1'\2 = 83. 80/0 
~ = 75.00/0 
1'\3 :: efficiency of buck-boost regulator 
_ 339. S( 1.03) _ 350 
- . ~3'- - '"Ti3 
The required solar array power for Case 2 is as follows: 
where: 
P 1 = 187.15 
P 2 = 15.5 
P 4 = 66.7 
P 7 = 27 
Solar array power = 323~t. 03) = ~ 
3' 3 
1'\1 = 91. 20/0 
1'\2 = 83. 80/0 
1'\4= 920/0 
1'\3 :: e!ficiency of buck-boost regulator 
For Case 3, the required solar array power is 
where: 
P r =187.15W 
P 2 = 15.5 W 
P4 = 66.7 W 
P 7 :: 27 W 
~(L03)::~ 3 . 3 
1'\1 :: 930/0 
11z ::: 83.80/0 
1'\4 :: 920/0 
1'\3 :: efficiency of buck-boost regulator 
(7-5) 
Equations (7-3), (7-4). and (7 -5) are depicted in graphicform in Figure 7-3. 
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Figure 7-3. Required Solar Array Power versus Buck-Boost Efficiency 
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7.2.2 ActiveSh~nt System 
The active shunt system (regulated dc bus) SAU factor is a direct function of . 
the solar array I-V curve at Earth and the I-V curve'at Mars. Figure 7-4 illus-
trates the relationships between the regulated dc voltage and the solar array power 
availability. For a given constant power load, PL' the solar array must satisfy 
this at Earth as well as at Mars. In Figure 7-4,PL 'can be satisfied at lCarth (point E) and with a little margin at Mars at point M. For thi~ case the l,'egulated dc-, 
voltage (shunt voltage) will be Va' The power availahJ~~ at the regulated dc (VR) is 
Ps while the maximum available power is Pmax. The tradeoff for shunt systems is 
as follows: 
The shunt system, as shown in Figure 7-4, does not operate atP ax at Mars; 
however, systems which can operate at Pmax will require some form oTa regulator 
to force the solar array operating point at Pmax.The additional losses in the 
regulator must be traded off with the additional load power capability of the system 
when operating at Pl\1ax' There are several f, actors which can affect the regulated 
dc design center (VR' and the array utilization for a shunt system, namely: 
a. Solar array temperature uncertainties 
b. Solar array I-V curve uncertainties 
c. Spacecraft-to-Sun distance (AU) variations 
Figure 7-5 is a plot of the required solar array maximum power requirements 
at Mars as a function of AU. The load conditions (TV sequence) are the same as 
delineated in Paragraph 7.2. 1. The bottom curve labeled "No Uncertainty" shows 
an increasing solar array power requirement as a function of AU. This is directly 
attributable to the solar array temperature, decreasing with an increase resulting 
in solar array maximum power at Mars (Pmaxl becoming further removed for the 
available power (PS) at the regulated voltage VR. The top curve is an arithmetic 
worst-case condition in which the uncertainties in solar array temperature and I-V 
curve are taken in directions resulting in an upper maximum limit for solar array 
power required. 
7.2.3 Summary of Solar Array Utilization Factors for Model System 
Table 7-2 shows in summary form the SAU factors and the required solar 
array power requirements (TV sequence mode) for the five model systems. Signifi-
cant improvements can be made by simply improving theTWT converter efficiency 
from the existing 750/0 to 92%. The effect of such an improvement is delineated in 
Table 7·2. 
7.3 NUMBER OF POWER-HANDLING UNITS 
All the model systems, except the buck-boost, require two power-handling 
devices, one for the array control (zener or shunt limiter) and a boost line or 
battery boost regulator. The buck-boost combines tpe array and battery/line 
regulation into one single unit. 
7.4 SHORT CIRCUIT PROTECTION 
Table 7-3 compares the short-circuit capabilities and characteristics of the 
five model systems. For system No.1. current~'1imtting can be provided in the 
power regulators; however, fault currents wiUbe approximately 2.4 times normal 
maximum currents (for comparison purposes it is assumed that the current limit 
is set 20% higher than ma..ximum expected currents). 
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System 
1.' Zener limiter and boost 
line regulator (Mariner) 
2. Shunt limiter and boost 
line regulator (BLR) 
3. Shunt limiter and battery 
boost line regulator 
3a. Same with maximum 
uncertainties 
4. PWM regulator and 
battery boost 
regulator 
5. Buck-boost (BB) 
regulator 
.c·,,;·::-''' ••. , ..... ''''::.''''>''''''',~:.;.~. , .. "'_~ ..... ,._ .. "., .. "".,:, .. _ ...... c ......... · ... .. ., .... ~« _."'.,~. '-: .. ': :.':~., ~>:: '..,': .1''''.'' 
~~ 
''-,.~ 
/.'~! 
Table 7-2. Solar Array Power Utilization 
Solar Array UtilizationFactor (%) 
Required Improved Required 
TWT Converter Solar Array TWT Converter Solal' Array 
Efficiency (75%) Power Effie iency (92%) Power (W) Comments 
80.8 379 84.5 363 Boost line regulator 
efficiency of 88.7% 
* 363/355* * 80.8 379 84.5/86.2 11BLR = 94% and all 
power processed 
through regulator 
81; 1 to 83.5 378 to 368 . 85 to 87.3 361 .to 351 
74.8 to 77.0 410 to 397.5 77.9 to 80. 5 393.5 to 381 
; 
80,5 380.5 84.4 363 'IlpWM = 92% 
80.5 380.5 84.4 363 llBB = 92% 
-.------
< ;-
Table 7-3. Short-Circuit Capabilities of Model Systems 
Current Maximum 
... System No. Re2ulators Limit Fault Current 
/",-"$'} 
Comments 
1. PWM 1.21 2.41 Requires isolation trans-
battery boost former to provide current 
limit 
2. Active shunt None ~Z.5 to 3.01 Depends on array current 
capability 
3. Zener limiter None ~5 Requires isolation trans-
boost line None former in boost line regula-
tor for current limiting; 
reduces efficiency 
4. Shunt limiter None ~5 Same as above 
bo')st line None 
5. Buck-boost 1.2 I 1.21 
Current-limiting cannot' be incorporated easily or efficiently in zener or shunt 
limiter systems. Boost-line regulators require an isolation transformer or some 
additional series current-limiting circuitry. The buck-boost, since it has an 
isolation transformer and it processes both the solar array and battery power, can 
limit fault current to a reasonable level above normal load currents. The primary 
advantages of current-limiting include: 
a. Allows additional time for corrective action to be taken 
in the event of a load fault. 
b. Limits maximum current through 2. 4-kHz fault Sensor 
relay and assures reliable transfer in the event ofa 2.4-kHz 
inverter short. 
c. Limits maximum current through power system units and 
cabling in the event of ground testing malfunctions. 
7.5 WEIGHT 
The weight of system No. 1 is composed of a redundant PWM regulator (10 lb) 
and a redundant battery boost regulator (10 lb). The shunt limiter weights for 
systems No. 2 and 4 are based on a full dissipative shunt design approach, in 
which the shunt elemerits are mounted on the solar array panels. Figure 7-6 shows 
. how the heat dissipation is distributed between the resistor (nichrome wire, for 
example) and the power transistors. For the Mars Orbiter mission, the shunt would 
be designed for a maximum of 600 W. Maximum heat dissipation in the transistors 
will be approximately 156 W. The shunt limiter weights are based on shunt element 
powe:t'/weight ratios of 20W/lb achieved on past TRW Systems spacecraft programs. 
The precise weights will require further detailed analysis of the actual thermal 
interfaces and the proper sizing of the heat sinks. 
System No. 3 (existing Mariner design) consists of 12.2 Ib (redundant boost 
regulators) and an estimated weight of 3.8 lb in zenersandassociated wiring. 
The shunt limiter in system No. 4 dissipates power o:nlyduring transient 
solar array temperature conditions (launch and post-orbit insertion). Since the 
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Figure 7-6. Heat Dissipation Characteristics for 
Full Shunt System 
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high heat-dissipation duration may be from 5 to 10 min, it may be pos sible to reduce 
the shunt heat sink weights. The buck-boost, being a single unit, is estimated to 
be the lightest of the above-mentioned five forms of power regulation. 
7. 6 TRANSIENT RESPONSE 
The present system design has poor transient response characteristics in the 
unregulated dc bus. For example, during sunlight operations, any load transients 
will cause the unregulated bus to drop from the solar-array voltage of 38 to 50 Vdc 
to battery voltage (28 V nominal). Poor transient response is attributable to a power 
source (or regulator) having high dynamic source impedance for a given step load 
change. For the recommended system, all loads will be powered from the regulated 
dc bus or the ac inverters. The transient response design task is common to all 
five model systems, requiring detailed knowledge of the transient behavior (current 
versus time) of the loads. The design task involves incorporating sufficient energy 
storage in the filters and fast enough dynamic response in the regulator (buck-
boost) to prevent either the regulated dc bus or the ac bus from deviating excessively 
in voltage due to step load change. For improved transient response, voltage sensing 
should be as c1Qse to the source of step load changes as possible to minimize the 
delay times. Preliminary information on the loads indicates that the TWT converter 
(inrush of 5 to 6 amps) is the load causing the largest transient step load change. 
Proper filtering and response must be designed into the buck-boost regulator to 
maintain good power quality on the dc andac ;buses. Because of the impact on the 
buck-boost design, it is strongly recommended that current-limiting be incorporated 
into the now existing TWT converter. TRW has incorporated current limiting with 
TWT converters on the Pioneer and Intelsat III spacecraft with a relatively few 
number of parts. Current-limiting is also desirable from the TWT standpoint, since 
it minimizes any voltage overshoot upon turn-on. 
In summary, the transient response characteristics are common to all sys-
tems, each requiring detailed transient load characteristics and the appropriate 
design in the regulators. . 
7.7 SUMMARY 
Based on the comparative analysis of the five model systems, the buck-boost 
approach (system No.5) offers the greatest advantages in terms of simplicity, 
reliability, weight, and power utilization. The advantages and disadvantages of 
the other four competitive model power systems with respect to the recommended 
buck-boost system are delineated below. 
System No. 1 disadvantages are as follows: 
a. Requires two power-handling units sour.ce 
h. Requires additional 10 lb at power-source conditioning 
c. Greater complexity in providing current sharing between 
PWM, battery boost regulator, and battery charging. 
d. Current limiting not as effective. 
e. Higher num~)er of parts and increased test and manufacturing 
costs. 
System No. 1 advantages are as follows: 
a. Slightly better solar array power utilization (10/0). 
h. Elimination of battery discharge diodes and momentary booster. 
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System No. 2 disadvantages are as follows: 
a. Requires two power-handling units 
b. Requires an additional 9 to 15lb of power source conditioning 
, 
c. Heat dissipation is very high 
d. Will probably require power transistors and power dissipating 
resistors to be mounted on panels 
e. Testing of shunt elements in high-dissipation mode 
f. Current limiting not as effective 
g. Higher number of parts and increased test and manufacturing 
costs -"..", 
System No.2 advantages are as follows: 
a. Inherent reliability in active shunt through use of component 
redundance 
b. Active shunt regulator performance has been thoroughly 
demonstrated 
c. Low output impedance 
d. No electromagnetic interference 
System No. 3 disadvantages are as follows: 
a. Requires two power-handling units 
b. Requires additional weight (6 lb) 
c. Higher failure rate due to zener limiter 
d. No current limiting 
e. Wide tolerance of zener limiting voltage 
System No. 3 advantages are as follows: 
a. System has been designed and flown on previous Mariner 
spacecraft 
System No.4 disadvantages are as follows: 
a. Requires two power-handling units 
b. Requires additional weight (~9 to 15 lb) 
c. 
d. 
e. 
No current limiting 
Higher ma.nufacturing and test costs and more parts 
Transien.t heat dissipation in shunt limiter 
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., System No.4 advantages are as follows: 
a. Higher solar array power utilization (1. 8%) 
b. Demonstrated circuit designs 
7.8 SYSTEM RELIABILITY ASSESSMENTS 
Reliability assessments have. been made on the five model systems, including 
the existing Mariner system. Detailed assessments, including the assumptions 
and guidelines. are presented in Appendixes A, B, and C" Table 7-4 presents the· 
system reliabilities fora 1-yr mission with the same degree of redundancy as in 
the existing system, 1. e. I redundancy in the main power-handling components. 
Several conclusions have been derived from the system reliability assessment 
analysis I namely: 
a. For a 1-yr mission, incorporation of redundancy in a regulator 
(boost, buck-boost, PWM, etc.) will generally result in regu-
lator reliabilities of - 0.999 based on the assumed component 
failure rates. 
b. The maximum system reliability is limited by the Ag- Zn 
battery reliability assessment of 0.9538. 
c. The unreliability of the Mariner system is largely attributable 
to the zener limiter (0. 9271). Replacement of the zener with 
a redundant shunt limiter (0.999) will raise the Mariner 
system reliability from (0.8544) to 0.922). . 
d. Since the system reliability of the model system (redundancy 
in the primary power-handling units only) results in reliability 
assessments .of 0.922 to 0.928 and the upper limit is con-
strained by the battery (0.9538) I any further redundancy in the 
power conditioning and control circuitry will not result in 
significant improvements from a reliability assessment view-
point. However, redundancy can be incorporated in critical 
low-level control circuitry with low attendant weight and 
efficiency penalties, thus increasing the overall confidence 
in achieving successful operation. It also minimizes the 
chances of a single component failure in acritical circuit to 
cause a mission failure. 
7.8. 1 Weight-Reliability Tradeoffs 
The major area of reliability improvement (exclusive of the zener limiter) is 
in the battery configuration. Reliability analysis (reference Appendix C) shows 
. that two parallel batterieswill increase the battery (including the charge control) 
reliability from 0.9538 to 0.9917. This is based on the following assumptions: 
a. For the one-battery configuration: 
1. 18 cells in series 
2. 50 A-H nominal, capacity 
3. 300-bit failure rate/cell for maximum depth of discharge 
of 50% 
4. Failure criteria (one cell failure constitutes a battery 
failure) . 
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Table 7-4. Reliability Assessments 
Reliability 
(1 Yr) Comments 
Zener and boost line , 
regulator (Mariner system) 0.8554 Unreliability in zener limiter • 
Shunt limiter and boost line 
regulator 0.9251 
PWM array control and 
battery boost regulator 0.928 Eliminates momentary booster 
Shunt limiter and battery 
boost regulator 0.928 Eliminates momentary booster 
Buck-boost line regulator 0.925 
b. For the two-battery configuration: 
1. Two batteries in parallel, 18 cells/battery 
2. Nominal capacity of 25 A-H 
3. Each battery has the capability to support the maximum 
load (refer to Section 3 for battery energy analysis) 
4. Assumed 600-bit failure rate/cell since in a failure mode, 
the remaining battery will be stressed more than a single 
battery 
5. Failure criteria (one cell failure in each battery constitutes 
a failure) 
The additional weight increase for the two-battery configuration is estimated 
as follows: 
a. Cell weight 
b. Chassis weight 
c. Battery charge/ discharge control 
3.5 lb 
0.9 lb 
1. 7 lb 
For an additional 6. 11b, the reliability for the recommended system will be 
increased from O. 925 to 0.964. Table 7-5 shows the effect of reliability and 
weight for various degrees of redundancy in the Mariner system and for the recom-
mended buck-boost system. A reliability versus weight plot (based on Table 7-5) 
is depicted in Figure 7 -7. 
7.9 OPTIMUM INVERTER SWITCffiNG FREQUENCY 
The effect of different squarewave inverter-operating frequencies on power 
subsystem characteristics (weight and efficiency) was determined to checkwhether 
the present frequency of 2.4 kHz represents an optimum choice. In addition, the 
impact of faster switching times in the inverter power transistors on these same 
characteristics was also determined. Power conditioning, weight, and efficiency 
7-17 
, ,~ 
\ 
,'; 
, 
Table 7-5. Summary of Weight and Reliability-Mariner System 
and Recommended System 
POWER CONDITIONING 
POINT ON WEIGHT (INCLUDING T<1rAL SYSTE~ 
CURVE CONFIGURATION ZENER LIMITER) RELIABILITY WEIGHT 
1 EXISTING DESIGN (NO 34.67 0.8209 108.67 
REDUNDANCY IN 
POWER CHAIN) 
2 EXISTING DESIGN . 43.73 0.8544 117.73 
3 EXISTING DESIGN 45.73 0.887 124.13 
(PLUS REDUNDANT 
BATTERY) 
4· RECO~ND~D.DESIGN 28 0.88 102 
(LESS RELUNDANCY IN 
BUaK~BOOST, 2.4 KHz 
INVERT.ER AND CONTROL 
CIRCUITRY) 
5 RECOMMENDED DESIGN 33.67 0.925 109.67 
(SINGLE BAi"'!'ERY) 
6 RECOMMENDED DESIGN 
(REDUNDANT BATTERIES) 35.37 0.9706 113. 77 
>'c data, generated in the course of a recent NASA study', were utilized in both these 
assessments along with a few assumptions regarding inverter operation. 
These assumption are: 
a. Equal transistor ON and OFF switching times 
b. Effects of transformer leakage reactance and winding 
capacitance on inverter transistor switching are neglected 
c. Symmetrical overlapping of transistor currents and voltages 
during switching periods are assumed 
d. Resistive load is assumed for inverter 
e. Inverter central circuit losses are neglected 
", 
" "Analysis of Aerospace Power Conditioning Component Limitations, " prepared 
for NASA Headquarters by TRW Systems under Contract NAS 7-546, 1968 June 30. 
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The condition for optimum inverter Iwitching frequency is that resulting in a mini-
mum power subsystem weight, For purposes of the following analysis, power sub-
system weight, W 0' is specially defined as 
where WI represents the weight in pounds of major inverter components, including 
transistor heat sink weight, PI represents total inverter power loss in watts, and 
K is the power source (solar array) power density in pounds per watt (a.ssumed 
here as 0,2 1b/W). 
In determining optimum frequency on the ba.lis indicated, the following tran-
sistor para.meters and circuit operating conditions are selected: 
Output power = 200 W 
Input voltage = 50 Y :: E in. 
Output voltage == 50 y. peak 
Maximum collector current = 4 amps = Ic 
Collector-emitter saturation voltage = 0.4 Y = V CES 
Base-emitter saturation voltage = 0.9 Y = VBES 
Minimum tran!!istor current gain:: 10 = j3 
l Transistor ON time (or OFF time) = 1. 0 !LS =tsw 
. i The following relations for transistor power loss (conduction, drive. and 
j 
.. • J 
, " 
. ·-i; 
switching) apply: 
YCES IC 
Pon = Z 
Ic 
PDrive = Y BES 13 
(T = period of switching frequency) 
(7 - 7) 
In Table 7-6, both the transistor and transformer losses and weights are 
indicated for switching frequencies of 1. 0, Z.4, 5, and 1.0 kHz. The transformer 
weight and loss figures (W x' P ) and the transistor (with heat sink) weight figures 
were taken from the referencecf study. Also indicated are the corresponding values 
of total inverter weight WI' as previously defined, and Wo ' power subsystem weight. 
As seen, a minimum W 0 is obtained a.t 5 kHz. In terms olthe overall or absolute 
power subsystem weight, the improvement actually realized by designing for 5 kHz 
rather than Z. 4 kHz is slight when considering the inverter only. Additional com-
ponent weight savings, though; would accrue in downstream equipment operating at 
a higher frequency. 
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Table 7-6. Transistor antI Transformer Losses and Weights (1 Ilsee Switching) 
Power Loss, (W) Weight, (lb) 
Trans-
Transistor former 
Frequency Pan PDrive p Px Ptotal and Heat Wx WI W (kHz) sw Sink a 
1.0 0.8 0.36 O. 13 13.4 14.7 0.34 0.42 0,76 3.7 
2.4 0.8 0.36 0.32 9.4 10.9 0.39 0.25 0:64 2.82 
5.0 0.8 0.36 0.67 7.4 9.2 0.495 O. 185 0.68 2.53 
10.0 0.8 0.36 1. 33 6.9 9.4 0.685 O. 15 0.835 2.72 
The impact of slower transistor switching speeds can be shown both in terms 
of inverter efficiency and in the effect on power subsystem weight. For an operating 
frequency of 2.4 kHz, the inverter losses for 1 and 5 Ilsec switching times, respec-
tively, are 10.9 and 12.2 W. The l-Ilsec switching case yields an inverter efficiency 
improvement of approximately O. 6% as compared with the 5 Ilsec case. The saving 
in required power-source weight, as shown by the W 0 figures in Table 7-7 amounts 
to only 0.29 lb. 
. Table 7-8 shows the effects of loss and weight for a 5-llsec rise/fall time; the 
2, 4-kHz frequency is shown to be neal' optimum. 
Table 7-7. Required Power-Source Weight 
Power Loss, (W) Weight (lb) 
Transistor 
P p Ptotal 
and Heat W WI Wo P PDrive Sink tsw, Ilsec on sw x x 
1.0 0.8 0.36 0.32 9.4 10.9 0.39 0.25 0.64 2.82 
5.0 0.8 0.36 1.6 9.4 12.2 0.42 0.25 0.67 3. 11 
Table 7-8. Transistor and Transformer Losses and Weights (5llsec Switching) 
Power Loss,. (W) Weight (lb) 
Transj,stor Trans-former 
P x Ptotal 
and Heat 
Wx WI Wo Frequency P on P Drive P sw Sink 
1.0 0.8 0.36 0.65 13.4\15.25 0.48 0.42 0.9 4.3 
0.36 1,6 0.8 0.25 1. 05 3.49 2.4 0.8 9.412.2 
5.0 0.8 0.36 3.35 7.4 11. 92 1.3 O. 185 1.485 3.79 
10.0 0.8 0.36 6.65 6.9 14.71 2.0 O. 15 2. 15 5. 1 
. 
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7.10 CONCLUSIONS 
The minimum power subsystem weight occurs at a switching frequency of 
. 5 kHz for 1 fJ.s rise/fall time constraint. The overall weight advantage, however, 
is relatively small (0.29 lb). Accounting for input filter, weight, and assumed 
battery power source density (0. 1 Ib/W). the overall weight advantage compared 
to the 2.4 kHz frequency is approximately 0.5 lb. Additional weight savings will 
be accrued in the loadtransformer~rectifier-filter units. 
With no rise/fall time constraints, optimum switching frequencies for the 
inverter and system are estimated to be about 10 Kc,resulting in further reduction 
of load transformer-rectifi.er-filter units. 
For risel£all time of 5 fJ.sec,2. 4 kHz appears to be near optimum. 
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8. FAILURE MODES AND EFFECTS ANALYSIS 
The following subsections report on the .element and system failure mode and 
effects analysis, as well as methods of failure protection and reliability.improve-
ment. In general, anelement is defined in this report as a major power system 
function such as a boost line regulator; solar array, battery charger, etc. 
8.1 ELEMENT FAI LURE AND EFFECTS 
Each of the major elements constituting apowersystem configuration has 
been analyzed for its failure modes. The possible failure modes of the element and 
the causes of the failures, as related to internal major partsand circuit functions, 
have been identified. I n general, the component/ circuit failure modes are clas si-
fied as open circuits, short circuits, or degraded performance. The method of 
detection of these failures and means by which redundancy can be provided have 
also been defined. Table 8-1 presents in tabular form the element failure analysis 
for the existing Mariner system. Schematics of key representative cir.cuits which 
were analyzed are presented in Figures 8-1 through 8,.. 7. Table 8-2 summarizes 
the results of the analysis. 
8.2 SYSTEM FAILURl'-: AND EFFECTS 
After the element failure analysis was completed, the functional elements 
making up a power system were analyzed to determine the failure effects of a 
given element upon an adjacent functional element. This analysis was then expanded 
to define the propagation throughout the power system, including the power inter-
face to the spacecraft user equipment. 
The functional elements were assumed to have failed in each of the modes 
presented in the element failure list (Table 8-1). The effects of these failures as 
manifested at the input and output terminals of that functional element were tabu-
larized. The parameters considered as providing significant information about 
the failure were: input voltage; input current, input power, percent regulation of 
the input voltage, and percent ripple on the input voltage. ,The effect of one element 
failure within the power system is identified by its effect on the remaining functional 
elements and total equipment circuit. An example of this detailed failure effects 
analysis is shown in Table 8-3. 
Tl.e left-hand column of Table 8-3 (under "No. "heading) liststhe major 
elements and the faIlure modes associated with each element. The failure mode 
identification is consistent with that delineated in Table 8-1. The effect of the 
failure on each of these related elements is noted in the body of the table, using 
six symbols or combinations thereof. The (+). and (-) symbols indicate that the 
magnitude of thatparameter increased or decreased, respectively. The large "G" 
arid. "F" and small "f" indicate the degree of the change as noted in the legend. 
A "0" indicates that the change did not exceed normal operating limits. A combi-
nation of symbols,such as "0/+ F" was used when the change in that parameter 
depended upon the operating conditions of the circuit and could fall anywhere within 
'. the indicated range. 
Since the output parameters of each element are also the input parameters 
for the following element, only the input parameters (except for solar array and 
battery where output parameters are tabularized) ate shown in the column, "Effect 
on Related Elements. " 
The effect on the power system outputs, namely, unregulated dc, regulated 
56 Vdc, 2.4 kHz, to, 30 400 Hz, load capability in sunlight, and load capability 
during maneuver (battery operation) are delineated in the column, "Effect on 
System Performance." . '. 
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UNIT tiD. 
Solar Arrar 1-
2. 
J. 
4. 
5. 
GD 6. 
I 
N 
7. 
8. 
Array Control 1. 
2. 
J. 
4. 
Table 8-1. Failure Mod e . and Effects Analysis - MM ' 69 Power System 
FAIWllE HODE FA I UJIlE CAUSE 
St ring open Wire Or c onn~ct1 on open 
String short Solar cell Or diode (anode) to 
grou r~ short or string + to 
- (.nort (wire) 
Multiple strings Same tor string 
open (IIIOm. boo.ter 
disabled) 
Multiple strings Same tor IItrine 
short (mca. booster 
disabled 
Strings open or short Same tor strine 
(mom. booster enabled) 
I llumina tion low Spacecraft misorientation 
Arra.y t.elllp. high Poor predict. ion 
A r ra.y temp. low Poor prediction 
Vollap l1m1 Ung Zener(s) open or drift t.o 
open high voltage 
Voltage l.1a1tina Zener(s) short or mechanical 
short abort (e.g. at connector or 
positive to negatiTe) 
No so lar arrar power Main bus open (mechanical 
failure). zeners short, 
blockins diodes open 
Unreg. bus short Short (mechanical Or 
cat.hode to ground shOrt, 
blocking diode) 
Hr:THOD Of DfJ"ECIICJI ?<;Wt!m~;CI l'PQV [SIOJI 
DC level s en sor 17 - 'Jv) ~~ultiple strings 
DC level senSO r ( 7. - \.I ) Mult iple strings with 
blocking diode 
DC l evel s ensor ( L - ')0) 1t.IlUple strings 
DC level sensor I t - 00) Multiple strings with 
blocking diode 
DC level senaor 
SUn angle sensor 
Temp. sensor 
Temp. sensor 
DC leTel sensor 
DC level seneor 
Solar array current 
CUrrent. sensor 
Mult.iple IItrings 
Attitude control 
IITst_ 
Not applicable 
Not applicable 
Multiple strings In 
parallel to minia1.e 
effectll ot zener(s) 
open or dritt. 
Multiple strings in 
parallel to minL.ize 
errects ot shorted 
zener and EUlliple 
serie. zeners tor each 
strine 
Multiple ~res, zener, 
blocking diodes 
.:ultiple wiring. isolali.on 
or blocking diode 
00 , 
UNIT 
Array Control 
(cont.inued) 
Battery 
Discharge 
Diode 
NO. 
5. 
6. 
1. 
2. 
). 
1. 
1M 2. 
Kinet.ic Switch 1: 
Filter 1. 
Battery 
Charger 
2. 
) . 
4. 
1. 
Table 8-1. Failure Modes a nd Effects Analysis - MM '69 Power System (Cont) 
FAIWRE MODE 
Loss of str!", power 
Loss of strin« 
isolat.ion 
Loss of battery 
power 
Decrease in bat.tery 
volta .. 
Battery volt.age 
decrease to 0 
Lose of blocking 
tunct.ion 
Loss of battery 
discharge power 
Los s of battery 
d ischarge power 
Loss of Solar Arr&y 
Current 
Excessive ripple 
Excessive ripple 
Zero volt.age input 
No out.put current 
nor voltage (input 
current low) 
FAIWRE CAUSE 
Fllocldng diod e open 
Blocking diode short 
Cell open 
Shorted ce1l 
Shorted cel1s or mechanical 
failure 
Short.ed diode 
Open diode 
Open switch 
U open 
U short. 
C10, Cll o pen 
Short.ed capacitors 
a) Loss of drive power 
b) Loss of or erroneous error 
signal from dift. amp 
c) Qpen series element 
(transist.or, r esistor, diode) 
d) "K2 relay coil or relay 
driver failure 
XETltOD OF DETECT lctl 
~ t.rlng current 
Vo It.. d i. ff e rential 
sensor 
Bat.t.ery current 
sensor 
Ba t.t.e,." voUage 
Bat.tery current. 
Vol tage differentlal 
sensor 
Dischar.le current 
Discharge current 
Sola r array current 
Ripple current 
Ripple current 
!"use 
1:01. Practical (NP) 
NP 
Current 
TUI 
Pa r a ne 1 d lodes 
Se ries diode 
Parallel battery 
Additional seriee 
cell 
None 
Series 
Parallel 
Parallel 
Parallel 
Series 
Parallel/quad 
Series/quad 
~ad 
Majority votina 
Parallel or s tandby 
~d 
N ccmms 
!jru:e effect as 
"So lar Array 1,2" 
None unless 
st ring shorts 
Incorporat.e good. 
mechanical design 
*or failed co~~ 
Table 8-1. Failure Mode8 and Effect8 Analysis - MM ' 69 Power System (Cont) 
UNIT NO. FAI W RE MODE FA IWRE CAUSE I'£ rHOO OF DETECT ICW R.::Dtr.lDANCY PROVlSIc. C CJPlIo'.i'JrTS 
Palle ry 2. Ou t. put. voltage low a) Inadequa t.e base drive Not. pract i cal (NP) Quad 
Charger (inpu t current noraal) b) Drift in diff.-amp NP ~aJority votina (co. 'Jlued) Se ries 
J. 110 outut current or a) Input capacitor(s) f'use Quad or use at 
voltage (input current short ruses to clear short. 
excessive) 
4. Output current hi&h a) Current llmiter open NP Parallel. 
5. Output voltage hi&h a) Excessive base drive liP Q.i.ad 
b) Failure in diff. aap NP Majority yot.inc 
6. No output, impedanca Out.put capacit.ors short Fuse Series or qua4 
c» low 
• 7 . Loss of bat.tery ch&rger *K2 relay coil or DriYer .. ,TlJ4 ~ *Includes ~ 
off failure fallarw 
Momen t.ary 1- No output a) *KJ relay coil or driver TlJI ~ 
Booster fallure 
b) Share mode detector and TIJI Majority yotillc 
logic failura 
c) Kl relay coil or driYer TIJI ~ 
d) Oscillator open TIJI Standby 
e) Paver stage failure (power TIJI Standby 
t.ransistors short. or OpeD~ 
t.ransfoMDer open or short. 
f) Fuse open or output Currmt ParaJ..lel 
resistor (RJ5) open 
2. Input current pulee a) Shorted transformer or open Current Standby 
hi&h or shorted power transistor. 
or output diodes short. 
Table 8-1. Failure Modes a nd Effects Analysis - MM '69 Power System (Cont) 
UNIT NO. FA 1 IJI HE MOOF. FA T I11RY. CAUSE f:ET' IuO Of' Cr:rF.:cT TClII R£mn:OA1:CY W.C.VIS IOIl CC.:t:0ITS 
I·!omcntary J. Cont i nuous Output a) Dul y cyc le control fa i lure Cu rrent and TlJI Kajori t,. vot.ing 
Poo3 ter i n ON s tate 
b} Relay Kl failure in ON s tat.e TIM ~d 
Ma i n Boost. l. Low Out.put. s) Los s of drive NP Quad/ma Jority Yot.in, 
RegulAtor b) Trans former open/short Current. Standby 
c ) Trans i stor open/s~ort. Current. Standby 
d) Kl relAy open TlJI ~d 
e) OulJll t ca pacit.or short. Current/fuse ~d 
r) rree-~he~ l1ng diode short. Current/ruse Series/quad 
g) Ou tput induct..,r open Current Parallel 
h) Di rr. amp. failure N. P. Majority votin& 
i) Loss of 20 volt regulator Voltage ~ 
2. Hi gh Out.put a) Drive excessive NP Q.wl 
OD b) Di rt . amplifier failure NP Major! t.T vot.in& 
I 
"" 
) . EKcessi ve I nput. s) Power trans is t.or(s ) open/short. Current Standby 
Current. b) Powe r t.ransror~er current short. Current. St.andby 
c) Ou t.put. capac i t.or short. Fuse Series 
d) Input capac i tor short Fuse Series 
4. F~ce ssive Output a) Ou tput i nduct.or short Current Serie. 
Ripple Voltage b} I nput capac i t.or open N.P. Parallel 
2.4 m. l. No Ou t put Voltage a) Loss or drive N.P. Standby 
Inverter (l- (0) 
2. No Out.)' t. Voltage a) Power i nverter stage short Cur r ent Standby 
(~ ... 0 b) Trans former open/short Cu r r ent St.andby 
J. High Out.put Volt.a ge a) Hi gh input voltage Voltage N.P. 
4. Loss of Frequency a) Failure in c rystal osci llat.or Frequency det.ector Standby or operat.1na 
o r in any counter 
Table 8 _ 1. Fa Uu '" Mode' and Ef£ec'. A naly.i. - MM ' 6' poweT Sy.'em \ c o
n
'l 
~ ~ 
~. 
~d and m3~ori~1 ~o~tn& 
)!.!i!l l!Q;. ~ 
~ 
Fa1.1ure 
1. 
Fa\..lS ell (causes 
a) Failure in frequenc" 
"\'\J'\ 
Sensor 
" ... tt.chover to 
voltage, or time de~1 
sundb,) 
c1.rcut~1I b) K1 relaY or rela1 dr\.ver 
"\'U( 
~ 
failure 
2. 
Fatls off (doesn't 
a) Failure to frequenc1, 
TU( 
Quad and mLjori~1 .ottn& 
s ... itch in even~ of 
voltage, or time dela1 
fanure~ 
c ircuit" b) Kl r elaY or relaT driver 
TU( 
~ 
caUure 
~, 3_ 1. 
No out~t 
a) Los" of sync. 
Voltage 
S~J' 
400 lI:r. Inverter 
( ~_OO) 
b) Loss of tnternal re~lated 
Voltage 
Sta~J' 
• 
pO'f'!r 
• 
c) Ope;\ transfo!'1lflr 
Current 
st.andbJ' 
0-
d) RelaY ]1;1 or U open 
T\J( 
Q,lad 
2. No outt
t 
a) ln~t ca~citor shOrt. 
!'Ulle 
Serie. 
( ~-70 
b) power trans1.stors short 
eurrent 
st.andbT 
c ) Oul.pu~ transfo."aer IIhort. 
Current 
st,andllJ' 
~, 3_ 400 lis ). 
frequency cnan&e 
a) fa1.1ure to binary co
UJlter 
frequency detector 
S~andbT 
Inverter 
pawer s..i~ch1ng l-
Fail ure to "et 
a) Rl,R4,C2,Ql, CR1,CR3 open 
TO( 
Q,lad or ser\.es/ 
Refer to sc:b--
relaT 
b) Cl,C2,Ql,CR4 shOrt. 
parallel. 
~i.c "I\_ter aa4 
c) +30 vdc 1.OW 
POOler tlistrilJQt10 
d) Set coil open 
4Al.9" 
II) con~act fail tn reset pO"ition 
r) co~rd fa115 
2. 
fa i lure ~o reset 
a) R5,R7, C3,Q2,CRb, CR7 open 
TU( 
()1ad or ser1e,/ 
relaT 
b) C3,C4,Q2,CR5 short 
pBr&llel. 
c) +)0 vdc 1001 
d) Reset coil open 
e) contact fail" 1n set pOs1.~1.on 
r) coaa:.aod fa1.15 
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Table 8-2. Summary of Failu r e Modes 
a nd Effects A nalysis 
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Ix x Ix 1* 
~ x Ix 
x x Ix 
Ix x x 
x Ix NOTES 
X x jx - --
x Ix (a ) Applicable to parts that are eXJ'ecte d to rail open. (b) This assumes that the m i nimum power capability of the 
X Ix sou r ce powering the element i s higher than the powe r 
X X capability of the building block. (c) Certain combination s of method s of detection a nd 
X Ix r edundancy provisions have been discarded. 
X Ix For instance , it would not b e advisable to account for a shorted output capacitor by using a dc fail -
X X ure sensor arod standby redundancy. 
X X 
(d) One e ffective way to minimize the critical e ffe c ts 
of a s horted inductor is to have two o r U.ree 
X X smalle r inductor s in se ries. This s olution goes 
X Ix hand-in- ha nd with building block re dunda.nc¥, and provides a strong ince ntive to obviate standby 
X X redundancy in many instances. 
X Ix 
(e) The concept of "quad" has be e n extended to 
i nclude c apacitor banks configu red so that each 
X X string has two capacitors in se r ies , and r ectifie r 
X X redundancy (eithe r quad , series, or paralle l ). (f) Loss of solar ar r ay o r ientation. 
X X I,:') The significance of p rescribing fusiJlg - and-
X X building- b lock r e dundanc y to take ca r e of an 
"open inductor" lailure i. that vari ous PWM (or 
X X X whateve r the element might be ) are a.surned to 
X X be in pa rallel and power sharing is obtained by 
vi rtue or: 
1. Synch r onlz ed s witching 
2. Using LC input and outpu t circuits both 
as tuters a nd as cur rent equ alizing 
impedances. 
(h) Failure in a related e lement. 
(i) Relay redunda n cy not included in this study • 
• Seco nd order maUunction, low i lluminatio n 
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Ta ble 8 - 2. Summ a r y of F ailure Mod e s 
a nd Effects A nalysis (Cont) 
NOTES 
Applicable to par t s that are !!"Pected to fa il op~n. 
This aS8Um!!S tha t th!! mini.m um pow!!r capability of the 
source powe r ing the !! l!! m !!nt is higber than the powe r 
capability of the building block. 
C e rtain combinations of met hods of detection a nd 
r !!dunda ncy provisions h av!! been disca r ded . 
For instance, it woul d n ot b" advisable to account 
fo r a shorted output c ap a citvr by using a dc fail-
ure s!!n s or and standby r!!dundancy. 
O"e effective way to minimize the critical e Hecl . 
of a s hor ted indu cto r is to have two o r thr!!e 
smalle~ inductors in se r ies. This solu tion goes 
band-in-hand with bui lding block redundancy, and 
provides a st r ong incentive to obviate standby 
redundancy in many instances . 
Tb!! c oncept of "qu.ad" has been extended to 
include capacitor banks configu r ed so that each 
string has two capacitor s in serie s , and re c ti fie 
redunda ncy (either qu ad , se r ies , or pa r allel). 
Los. of solar array orientation. 
The significance of prescribing fusing -and-
building - block redundan cy to take ca r e of an 
"open in ductor" failure is that various PWM (or 
whatever th!! e l ement might be ) are assun . cl to 
be in paralle l and power sharing i. ob tained by 
virtue of; 
1. Synchronized swit ching 
Z. Using LC input and output circuits both 
aa fill!!r. and as current e qualizi ng 
impedances. 
Failure In a related eleme nt . 
Relay r !!dundan cy not included in thi s study. 
· S!!cond orde r malfunction. low. i llumination 
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NOTES 
Summary of Failure Modes 
and Effe cts Analys : s (Cont) 
Apph cabl e to parts tha t are expected to (a il open, 
Th is assumes that the minimum power capabili ty of the 
source p owe ring the e lement is highe r than the powe r 
capabili ty o( the building block , 
Ce rtain combination s of method s of detection and 
re dundancy provi si ons have been discarded. 
For instance. it would not be advi sable to a ccoun t 
for a sho r ted output c apacitor by using a dc fail-
ure s"nsor and standby r e dundan c y. 
One e ffective wa y to minimize the c ritical e ffec t s 
of a shorted inductor is to have two o r thr ee 
smaller inducto r s in series. Thil s olution goes 
hand -in- hand with buil ding block r edunda ncy , and 
provides a st r ong inc ntive to obviate standby 
r e dundancy in m any n s tance s . 
The concept of "'luad" ha s been extended to 
include capacitor banks confi gured s o that each 
st ring has two capacitors in se r ies , and reclifier 
redundancy (either quad , series, or para llel) . 
Loas of s ola r a rray orien tation. 
The significance of p r esc ribing fusing - a nd -
buil ding - b lock r e dundanc y to take care of an 
"ope n inductor" failure is that various PWM (o r 
whateve r the e lement might be l are assumed to 
be in p a r a llel and powe r sharing is ob tai ned by 
virtue of: 
t. Synch r onized swi' hi ng 
2. Using LC i npu t a ,d ou tput d r cuits both 
aa fi lte r s a nd as cur rent e qualizing 
i mpe dances . 
Failur~ i n a r e lated e lement. 
Re la y redundancy not i ncluded in this s tudy . 
• . cond order maHuncti on. low, illumi na tion 
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x Ix (a) Applicable to pa rts that arC ><peeLed to fail op n. 
X Ix 
(b) This assume. tha t the minimum powe r capability of Lh 
soure powering th e lement la highe r than the powe r 
Ix X capability of the building block. 
X Ix 
(c) Certaln combinations of method s of detection and 
I{a) r edundancy provisions have b en discard d. 
X X For instance, It would noL b advi sable Lo a co nl 
y. X IX 
for a s horted outpuL capa citor by uaing a de fail-
ure 8 nsor and sta ndby r edundancy. 
X X (d) 0" e(( live way to minimize th critica l ((cct . 
IX X IX 
of a short d inductor I s to have two or thre 
smalle r inductors in I ries . This solution goes 
X X hand-in-hand with building block r edundancy, and 
X IX provides a st r on i ncentive to obviate standby r e dundancy in many instanres. 
~ X ( ) The onc pL o f "quad" ha s b n extended to 
X X includ c apacitor banks c onfigur d so that each st ring ha a two capacitors in serie s , and r ec.ti fie r 
X X redundancy (either quad, aeries , or parallell. (f ) Los. of 801ar array orienlation. X IX ( ) The significance of prescribing fusing-a nd-
X X bullding- block redundancy to take car of An 
X X "open inducto r " failur 
i. t hat various PWM (or 
whatever th e l ement might b ) are auume d 10 
X Ix be in paralle l and power sharing is obtained by 
virtu of: X IX I. Synchroniz d s witching 
'X X 2.. Uai n LC inpul and output circuits both 
X 'X IX 
as filters and a s cu rr nt equalizing 
imp dances . 
~ X (h) Failure in a r lated e l ment. 
X Ix Ix 
(I) Re lay redundan cy not included in this a tudy. 
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Ta ble 8 - 2. Summa ry of F ailu r e Modes 
a nd E ffe ctzs A nalYllill (Cont) 
OTES 
Ca l AppU c abl to parts tbat arc "'pe" d LO (ail op.,n . 
Cb) This lBum. Lhat th minimum pow r eap biliry o( th 
sourc powedn the e lement is higher th n ~h flow'r 
capabilI ty of tho builclin block . 
Cc) Ce rtain combin On lo of method o f d t cc tion '!nd 
r dundan ) provisions have b n di .c r ded . 
For Inst nc • it would not be a dvi sablc 0 eCI unt 
Cor . hort d outpu c apa citor by ua i n a de ( 11-
ur a nsor and s tandby redundancy. 
(d) One (f ctlv w y Lo m i niml,. he critica l f( c t a 
o( a II horted inductor II to hay two o r thre e 
amaller inductor. in • ri ·l . This .olu tion oe. 
hand-in-hand with building block r dundan y, and 
provides a s tron incentlv to obviat II, ndby 
r dundan c i n many inst nc a . 
( I Tb on pt o ( "quad" ha ll been xt nded to 
Include capa Ito r b nka conn ur d .0 that acn 
strin has two ca p ilorl in seri a , nd r ectifier 
redundan c y ( ilh r quad , . ed . , or parall 1). 
(() Loa s o( solar array or! n tion . 
( I The s i gni fi canc of pr '.c ribin (u. in -and-
b\lildin - block redundancy to lak c r o( n 
HOp n Ind uctor " failur is th t varlou . WM (or 
wh .. t v r th 1 m nt might b I r e lumed to 
b In parall I and pow r abarin ia obtain by 
vi r tu of: 
I. Syn hronir.ed s witching 
Z. Ullin Input ndoul'pulcircu itaboh 
aa nit r. and a . urr nt qu lhin 
imp d nee • . 
(h I Failur In a r lat d i m nt . 
(i I Re lay r dundancy nol inc\ud d in thl. study. 
·Second o r d r mal(unction, low, Il lum lna on 
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Table 8 - 2. Summa ry o f Failure Modes 
and Effects Anal ys is (Cont) 
NOTES 
(a ) Applicable to parts that are expected to fail open. 
(b ) This assumes that the minimum powe r capability of the 
source powering the element is higher than the pow r 
capability of the building b lo c k . 
(cl Certain combinations of methods of detection and 
redundancy provisions have been discarde d. 
For instance , it would not be advi sable to account 
for a shorted output c apacitor by using a dc fail -
ure sensor and standby redundancy. 
(d ) One e ffective way to minimize the critical effects 
of a shorted inductor is to have two or thre e 
smalle r inductors in series. This solu tion goes 
hand- in-hand with building blo ck redundancy, anrl 
provides a st r ong inc"ntive to obviate standby 
redundancy in many instances. 
(e) The concept of "quad" has been extended to 
include capacitor banks configured so that e a ch 
string has two capacitors in serie s , and r ecti fie :-
redundancy (ei ther quad, series, or paralle l ). 
U) Loss of sola r array orientation. 
(g) The significance of pre scribing fusing-and-
building-bloc k redundancy to ta ke c are o f an 
"open inductor" failure i s that va rious P WM (o r 
whatever the e leme nt might be ) are assumed to 
be in parallel and power sharing ' . obtained by 
vi rtue of: 
1. Synch ronized switching 
2. U sing LC input and output circuits boLl> 
as filters and as cu rrent equali z ing 
impedances. 
(h) Failure i n a r e la ted e lern nt. 
(i) Re lay redundancy not included in thi s study. 
* Second orde r m alfunction. low, i llumination 
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Table 8-2. Summa ry o f F ailure Modes 
and Effects Analysis (Cont) 
OTE S 
(a ) Applicabl e to parts that a r e expected to fail opc n. 
(b ) This a s s u m e s that th e min imum powe r c apabi li ty of the 
s ource powe r ing the e leme nt i s hi gh e r th an th e powe r 
capability of the buildi ng bl o c k , 
(c) Certain com bi na tion s of method s of de tection and 
redundancy provisi ons have been discarded. 
F o r instanc e , it would not b e a d·.'i s ab le to account 
fo r a shor ted outpu t cap acitor by usi ng a d c fail -
u r e Se nS o r and s tand by r e dundan c y. 
(d ) One effective way to minimi ze the c ri ti cal e ffe c t " 
of a s hor ted inducto r is to have two o r thr ee 
srnalle r inductor s in s e rie s . Thi s s olution goes 
han d - in - hand with building block r e dundancy, " nd 
p r ovide s a s trong ince ntive to obv iate s ta ndb y 
re dundan c y in many ins tance s . 
(el T h e concep t of "quad" has be e n e xt n d d to 
include capa ci t o r banks c onfigu r e d so thaI e a ch 
str ing has two capac it ors i n s e ri e s , and rt"c li fie r 
r e dundancy (eithe r quad , se ri e s, or pa r a ll e l ). 
(f I Los s of sol r .. rr a y o ri e n tat ion. 
(g ) T h e s i " nificance of p r esc ribing fusing -and· 
building - bloc k redundan cy t o take ca r e of an 
!'ope n induc to r ll failu re is that various P \'l1vi (or 
whate v e r the e l eme nt m i ght be) a re a s sum e d Lo 
be in pa r a lle l a nd powe r s h a rinc is o btaineci bv 
vi r tue of: 
1. Synchroni Z'e d switching 
2. Using LC input and output ci r c" i t s ho th 
as filters and a s current flqua li?i II; 
impe dance s . 
(h ) Failu re in a r e la ted e le m ' nt . 
(i ) Re lay r e dundancy not included", th i s s tudy. 
*Se c ond o rde r m alfun c ti on, low . illun,ination 
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Ta ble 8 -2. Summary o f Failure Modes 
and Effects Analysis (Cont) 
NOTES 
raj Applicable to pa"ts lhat are expected te> fa il open . 
(bl This assumes that the minimum power ca pability of the 
s ource powering th e e l ement is h ighe r than the pow r 
capabili ty of the building block. 
(c) Certain combi nation :; of method s of detection and 
~edundancy provisions have been disca r de d. 
For insta nce. it would not be advisable to accoun t 
for a sho r ted output capa cito r by us ing a dc fatl-
ure sensor and .tandby redunda ncy. 
(dl One effectiv e way to minimi ze the c r i ti cal efIects 
of a short .. d inductor is to have two or t!lre e 
8 . a ll e r ind\!ctor f in s e ries. This 801utior. g oes 
h a!ld - in -hand wit!> buildIng block Tedlmdancy. and 
prov :des a s trong ince nti ve to " b viate standby 
redundan cy it!. many in 5 to r; CE:!:t , 
(e) The conce p t of " qu ad" has bee r, e ,.-[endud 0 
include .: ~pacitGr ba nks co'nf;gur ed so that ea rh 
string has two capacitor s in t..t! ri es . and l o c(' ! ifier 
redunda n c.y (e ither quad, se ries, "r pa~a ll cl \ . 
(f) Loss o f solar a TT?y o rientatio n. 
(gl Tpe signifi~ance o f I' r e scribing lu, ing-and . 
bu: ulng-block r edundancy to tak e care ,)f?!l 
!l ope n indu(· t~ _ 11 failur e is that various PWM (Cl r 
what"ver the e l em nt m 'bi't b,, ) are a ssum c! to 
be in paralle l and P9w r shar;ll~ is obtain~d .,y 
vi rtue of: 
1 . Syn chronized . wit ching 
2. Using LC i"ll'u t and output ci r c u its both 
as filtc l S and as currp, nt e quali zing 
impedan~es. 
(h) Fai lure i n " r eiated e l i!ment . 
(i) R~~ .. y r e dundan c y not included in this sturly. 
l:!rSecond ord!'" r mal(-unction . low, dlunllnalion 
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Open ir;put filter induc to r 
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S horted transformer o r autotransformer 
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Open auxiliary d iode , o r Limiting z.ener 
L eakage deg r a d ation o( limiting zene r 
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Ope n power transisto r 
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Table 8-2. Summary of Failure Modes 
and Effects Analysis (Cont) 
NOTES 
(a ) ApplicalJl to parts that are )Cpect"d to rail open. 
(b) This assumes that the minimu powe capability of the 
source powering the e lement is higher than the pow r 
capabili ty of the building block , 
(c) C rtain combinations of method . of detec tion a nd 
redundancy provisions hav e been disca r ded . 
For ins tance , it wou ld no be advisable to count 
for a shorted output capacitor by using a dc fail-
ure sensor and standby r edundancy. 
(d) One effective way to minimize the critical cf[ cts 
of a shorted inductor is to have two or three 
smalle r inuu<:to rs in series. This solution goes 
haml- in-hand with lJuilding block redundancy , and 
p l'ovides a s tror g incentive to obviate standby 
redundancy in, ",ny instances. 
Ie) The concept of Quad" has b en e)Ctendcd to 
includ capadtor banks c .:>n(\gur d so that e a ch 
st ring has two capacHo rs in s ties , and rectifi r 
tedur-1a ncy (eithe r quad, seried , or pa r anel). 
(f) Los. of .<.olar array ori ntalion. 
(g) The significance of pr scribing £Using-and-
hu;l ding-block r dundancy to take care of an 
"open Inducto~" failure is that various PWM (or 
whatever the clem nt might be ) are assum d to 
be in paraU ~ and power sharing is obtained by 
vi rtue of: 
I. Synch roni zp, switch ing 
2. Using LC hpu t and output circuits both 
as !ilt r8 and as cur rent equaU zing 
impedan e~ . 
(h) Fai ure in a related I ment. 
(i) Re lay redu"ldancy not i ncluded In this study. 
· Sec ond orde r malfu 1ct;on . low, i lluminat i('ln 
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quate response. 
Low o ut put s ig nal (E or I) , 
L o ss of output signal and Zo - 0, 
L oss o f output s ignal and Zo - ." 
H igh output signal (E o r n, 
Loss of battery r e c harg .. c apahUity, 
Loss of voltage r egulation. or va.r iat ·~on of the 
voltage 1 iIn it ing po into 
L o s:; o f shar e mode detec tion, or anomalies in 
the periodicity of the momentary di.s c harge 
booster. 
Loss of freq c.enc y c o ntrol. 
L oss of drive power 
Shor ted power trans istor 
Open input filter inductor 
Shorte d input filter c apac itor 
Shorted IIcommutating" d iode 
Loss o f signal throug h logic ci r cuit 
[nadequate dr lve due to pr e amplifi e r maUunction 
Shorted input filt e r induc tor 
Ope n t r ansfo rme r o r aut o transform e r 
Shorted transform er o r autotransform e r 
Ope n input f ilt e r c apacitor 
Ope n "c omtnutat ing" diode 
Shorted auxUi.ary diode , o r limiting zene r 
Ope n auxil iary diode . or limiting z e ne r 
Leakage degradation of limiting z ener 
1-nade quate input powe r 
Open power trans isto r 
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Table 8 -2. Summary of Failure Modes 
and Effects Analysis (Cont) 
METHOD OF R EDU DANCY 
DETEC TION ~ PROVI S IO NS 
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x x (a ) Appli cabl e tu p r ts that are expect d to fail open . 
X X (b) This assumes that the minimum p ow r capability of the 
S OUT e powe r in lh e lem nt is highe r than the powe r 
X X cap ' bu lty o f the building bl ock. 
X X (c) C rta n COlnblnation of m ethod s of d lecti o n and 
X X 
r dundancy provis ions have been disca rded . 
Fnr ins tance, it wou ld not be 'ld visab lc to count 
X X for a sho, ed output capacitor by usin a d fail -
ur sen sor and standby redundancy. 
X X (h) (.1) On e ff liv way to minimi ze the c ritical err c t s ( i) o{ a s horted indu c to r is to hav two o r thre 
X X small r inductors in se ries . Thi s solu tion g oes 
X 
' ", hand- in- hand with building b lock r dundancy, and 
X provides a s lr ong incentive to obviate s tandby 
X X r r dundanc y i n many ins ances. (e) The cone pI of " quad " ha s been ext nde d to 
X X in -Iud c .. pa ci~or banks con fi gu r ed so that h 
X X s tring has two capacito r s i n sed I, and r clin r 
r edundan y ( ithe r quad , s rie s , or pa rail ·Il. 
X X (f) Los. of nolar a r ray o ri nlalion. 
X X (g) T h . ign ifican of p r escribln fusing-and-
X X 
building-blo k redundancy to take c a r e of an 
" ope n induc to r " (ailu T is thaI various PWM (or 
X X wl>ateve r the !ement mi ghl b ) r a ssumed to 
b in paull ' ! I,d power s haring II obtainerl by 
X X virtu of: 
X X 1 . S yn c h r onized witchi ng 
2. Using LC input ami output ci r cuits bo h 
X X as fi lte r . and as cu rr nt p. qualizin 
X X imp dances. (h) Fai lure in r lated e lem nt . 
X X (t.) (i ) Re l ay redunda n c y not Included i n this s tudy. 
X X X 
X X 
.. 
c e ond o rd r malfunc tion . low , i llumi " t ion 
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L oss of ou tput signal and Zo - 0, 
L oss of o utput signal and Zo - ... 
High output s ignal (E o r 0 
L oss o f batte ry rec harge c apability, 
L oss o f v o ltage regulation . Or va r ia tio n o f the 
voltage limitin g point. 
L o ss of shar e mode detection, o r anomalies in 
the periodicity of the mom e ntary dis c harge 
booster. 
Loss of freq uenc y c ontr o l. 
Los s of d r ive powe r 
Shor ted power t r ans is t o r 
Open in put fil ter induc t o r 
Shorted input filter capac ito r 
Shorted "commutating " diod e 
Loss o f signal thro ugh logic cir c uit 
inadequate d rive du e t o p r eamplif ie r malfunc tion 
Shorted input filter induc to r 
Open transformer o r autotransfor mer 
Shor te d tra nsfcr.ne r o r autotr ansforme r 
Ope n input filter c apacitor 
Open "c ommutat ing" diod 
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L eakage degradation of limiting z ener 
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x )( NOTES 
---
X X (a ) AppH cabl e to parts that a r expected to fail op n. 
X X (b) This assumes that the minimum pow' r capability of tn 
X X 
sour ce powering the el ment is hig h r than the powe r 
c pability of th buildJng block. 
X X (e) C r in c ombi na tion s of metho';a o f detecti on and 
X Ix r dundancy proviSions hav b en discarded . For instance , It wou Id not b advisabl to accoun t 
X X for a sho r ted :lutput capacito r by u in a de fail-
X X ur~ "'"l8or and s tandby r dunda ncy. (d) One .i clive way to minimize th c r itica l e ffect ~ 
X X of a sho rt d inductor II to hav e; tw o o r th r ee 
s ma lie r incu tors in s r ies. Thi. solu tion goes X X hand-in-hand with building block redundancy, nd 
X X provid • a st r on g incentiv to "bviat s tandby 
X X 
redundan cy in many ins tanc ' . ( ) The concept o f " quad" has b n extend d to 
X X include c pacitor ba.lks con fl ur d 50 th tea ch 
X 
S' "ing has two capaci tors I n s rie s , nd r tifler 
X r dundancy ( ith r quad , s ri I f o~ parall 1). r- -
X X h) (f) Loaa of aolar ar r ay or! nlation. 
(i ) (g) T h .1 nincanc of pr Ie riblng (u . 1n -and· 
building- block r dundancy to tak car of an 
X X 
·op n Inductor" failure is lhal various PWM (o r 
X X whale" ~ th I men t mi htb ) ar anum d to 
b~ in p rall 1 and power sharing is ob tained by 
X X vi rtu of: 
X X I . m hro" lz d s witchin 
Z. Ulln LC input and OlltpUt circui t . both 
X X X as fill rs and as cu rr nl qualizlng 
X X impedances. (h) Failure in a r (' lat d 1 men!. 
X X (I) R lay r dunda'1cy not Inc1ud d in thi. study. 
X X X (h) 
• ~ond ord r m Hu nctlon. low, i llumination 
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Excessive ripple (E or I). instabil ity or inade-
quate response. 
Low output signal (E or I). 
Loss of output signal and Zo - O. 
Los s of output signal and Zo - .. . 
High output signal (E or n. 
Loss of battery recharge c apability. 
Loss of voltage regulation. or var iation of the 
voltage limiting point. 
Loss of share mode detection. or anomalies in 
the periodicity of the momentary dis charge 
booste r. 
Loss of frequency c ontrol. 
Loss of drive power 
Shorted power trans istor 
Open input filter inductor 
Shorted input filter c apacitor 
Shorted "commutating" diode 
Loss of signal thro ugh logic circuit 
[nadequate dr ive due to preamplifier malfunc tion 
Shorted input filt e r inductor 
Open transforme r o r autotransformer 
S horted transforme r or autotransformer 
Open input filter c apacitor 
Ope n It (" ommutat ing" diode 
Shorted aux iliary diode . or limiting zener 
Ope n auxiliary diod e. or l imiting zener 
L eakage degradation of limiting zene r 
inadequate input powe r 
Ope n power t ransis tor 
Open output filter induc tor 
Open output filter c apacito r 
Shorted output filte r inductor 
S horte d output filter c apacitor 
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Table 8-2. Summary of Failure Modes 
and Effects Analysis 
NO TES 
(a) Applica ble t o part s ~hat a r e expected to fail open. 
(b ) This assumea that the minimum powe r capability o f the 
s ource p owering the element ia high e r than the powe r 
capability of the buil ding block . 
(c ) Certain combinations of met hods of de t e ction and 
redundanc y p rovisions hav e been discarded. 
F o r in stance , it would not b e a dvisable to a ccount 
fo r a shorted output c apacitor by using a dc fail-
ure sen s o r a nd s tandby r edundancy. 
(d) One effective way te. rninim ize the critical effects 
of a shorted indu cto r is to have two o r three 
sma ller inductors i n aeriea. Thia a olution go ... s 
hand-in-hand with buildi ng b lock redundan cy, and 
provides a str ong in centiv e to obvia te standby 
r e dunda n cy in m any ins tances. 
(e) The c oncept of "qua d " has been extended to 
include capacitor banks c onfigured s o that each 
string has two capacitors in series, and rectin " r 
redundancy (either quad , series , or parallell. 
(0 Lo ss of s olar array orientation. 
(g) The significance of pre s cribing fusing-and-
building- block redundancy to take c a re of an 
"open inductor " failu re is that various PWM (or 
wha tever the element might be) are assumed to 
be in pa ralle l and power sha ring is obtained h y 
vi r tue o f: 
1. Synchronized Switching 
2. Using LC i nput and output circuits both 
as filters and as current equalizing 
impeda nce s . 
(h ) Failure in a re la te d e lement. 
(i) Relay redundancy no t i n cluded in this study. 
'* Sec ond order malfunction , low, i llurnination 
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Excessive ripple (E or I) , instability or inade-
quate r es ponse. 
Low output signal IE or I). 
Loss of output signal and Zo - O. 
L oss of output signal and Zo - ... 
High outpu t signal IE or I) . 
Los s of battery recharge capability. 
Los s of voltage regulation, or var iation of the 
voltage limiting point. 
L oss of share mode detec tion, or anomalies in 
t h e periodicity of the momen tary dis c harge 
booste r. 
L oss of f~equ enc y control. 
Loss of drive power 
S horted power trans istor 
Ope n input filter inductor 
S hort ed input filter c apac itor 
Shorted "commutat ing" diode 
Loss of signal through logic circuit 
Inadequate drive du e t o pr eamplifie r malfunction 
Sho r ted input filter induc tor 
Open tr ansformer or a uto transformer 
S horted transformer or autotransformer 
Ope n input filte r c apac it o r 
Open "c ommutat ing II diode 
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Table 8-2. Summary of Failure Modes 
and E ffects Analys i s (Cant) 
NO TE S 
(a) Applicabl e to parts that are expected to fail open . 
(b) This assumes that the minimum power capa bility of the 
s ource p owering the element is h igher than the powe r 
cap ability of the buil ding block. 
(c ) Cert ain combinations of methods of detection and 
r e dundancy provisions h ave been discarded. 
F or instance, it wou ld not be advisable to account 
for a shorted output capacitor by using a dc fail -
ure sensor and standby redunda ncy. 
(d) One effective way to minimize the critical effects 
of a sho rted inducto r is to have two or three 
s malle r inducto~s in series. This s olu tion goes 
hand-in-ha nd with building block re dundancy, and 
provides a strong incentive to ob via te st .. ndby 
redundancy in many inst.ances. 
(e) The concept of "quad" has been extended to 
include capacito r banks configured so that each 
string has two capacitors in series , and rectifier 
redundancy (either quad , series , or paralle l ). 
(f) Loss of s ola r array o rienta tion. 
(g) The significance of prescribing fu sing-and-
building- bl o ck redunda ncy to take care o f an 
"open inductor" failu re is that various PWM (or 
whatever the element might be) are a ssumed to 
be in parallel and power sharing is obtained by 
virtue o f: 
1. Synchronized switching 
2. Using LC input and output circuits both 
as filters and as c u rrent equalizing 
impedances. 
(h) Failure in a related element . 
(i) Relay redundan cy no t i ncluded in this study. 
t.ISecond o rder malfunction, low, i llumination 
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( 
EFFEC T ON RELATED ELEMENTS 
ITEM NUMBER SOLAR ARR AY BATTERY BATTERY MOM. BOOSTER LINE 2 - 4 kHz 3. ARR AY CONTROL CHARGER BOOST REG. 
V I P V I P T V I P E T V I P RR T V I P DS T V I P RR T V I P RR T V I P RR T V 
SOLAR ARRAY 1 , Z -0 -0 - 0 - 0 - 0 - 0 0 0 0 o -0 0 - 0 - 0 -0 0 0 0 0 0 0 0 _0 to +0 0 to 0 0 0 0 0 0 0 0 0 0 0 
1 . 'I . 0 -0 -I -I - 0 - 0 - 0 - 0 0 0 0 - I 0 _0 -f -I 0 0 0 0 0 0 0 - 0 to to 0 to 0 0 0 0 0 0 0 0 0 0 0 
5 - 0 -f -f -0 -u -0 -u 0 0 0 -f 0 -0 -I -f 0 0 0 0 0 0 0 - 0 +0 +0 0 to 0 0 0 0 0 a 0 0 0 0 0 
7 - 0 - 0 - 0 ·0 to - 0 a 0 0 0 a 0 - 0 - 0 - 0 0 0 0 0 0 11 0 - 0 to to 0 0 0 0 a 0 0 a a 0 a 0 0 
8 +0 - 0 to +0 - 0 +0 0 0 a 0 0 0 t o 0 +0 0 0 0 0 a 0 0 .0 - 0 - 0 a 0 a a 0 0 a 0 0 0 0 0 a 
SOLAR ARPAY .~ +0 +~ + ~ +~ .E .~ +~ t ~ , E +E CONTROL 1 0 0 0 +0 +0 .0 +0 0 0 0 0 0 H a H 0 H 0 0 0 0 0 t o 0 . 0 0 C 0 C C 
Z,3 0 0 0 - 0 H +f +f 0 0 0 -C 0 - 0 - 0 -0 0 0 0 0 0 0 0 -0 to '0 0 to 0 0 0 0 0 0 0 0 0 0 0 
4 0 0 0 - 0 -0 -0 -0 -r + }- t F - F t F -0 - 0 -0 0 0 _f tFtF :i:F +l 
-F' - F -F' 0 +{ - F -r - F . Jo- iF - F - F - F - F tF - F 
; S.>\ME AS "SOLAR ARRAY I , 2" 
I I 
6 NO EFFECT ON SYSTEM. UNL ESS STR ING IS SHORT ED. THEN EFFECTS AR E AS FOil "SOLAn ARRA Y CONTROL 4" 
BATTERY ~ 0 0 0 0 0 0 0 -F -F -F-F 0 o -0 -0 0 0 _0 -0 -0 0 0 0 a 0 0 0 0 0 0 0 0 0 a 0 0 a a DARK 0 0 a 0 a a - 0 -0 +0 +0 .f a to a to +0 a t o -0 0 to 0 a - 0 to +0 0 a a 0 a a 0 a 0 a 0 0 0 SUNLIGHT 0 0 0 0 a 0 a +C +C +C .( H o +0 +0 0 '0 0 0 a a a - 0 +0 to a a 0 0 a a a a a a 0 a a 
DARK 3 0 0 a 0 0 a 0 -F iF -F -F iF - f - 0 0 a a _0 0 0 a a -F - I" -F 0 _0 - F -F-F a -0 -F -F - F 0 0 - F 
SUNLIGHT 3A a a 0 0 0 a a -F +F -F -F +F 0 a 0 a 0 0 0 0 a a a a a a a a a a a a 0 0 a a 0 0 
DrsCH _~RGE 8" DIODE 0 a 0 0 a 0 0 +C tC tC -c .. c 0 a a a 0 0 0 0 a 0 0 0 0 0 0 0 0 0 a a a ~ a 0 0 a KINETIC SW 0 0 0 0 0 0 a -F -F -F - F a 0 0 0 a 0 0 0 0 0 0 a a 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
FILTER 1 0 0 a to to +0 a 0 a a 0 0 0 0 0 0 0 0 0 0 a 0 0 a 0 0 0 0 0 0 a 0 0 a 0 0 0 0 
0 0 a 0 a 0 0 0 0 0 0 0 0 0 0 0 +( 0 0 0 0 0 0 0 0 0 H 0 0 0 0 0 0 0 0 0 0 0 a 
4 SAME AS "SOLAR AllRAY CONTROL NO. 4" 
BATTERY 
CHARGER 1, Z 0 0 0 0 0 0 a 0 0 o -c 0 o - 0 - 0 a 0 0 0 0 0 0 0 0 0 0 0 0 0 0 a 0 0 0 0 0 0 0 
J a 0 0 0 0 0 0 a -F +F -F +F -F +F +F a +( 0 0 a 0 0 -f- -F- F 0 0 -F -F - F - F - F -F -F-F-F -F -F 
4 0 a 0 a a a a +c +c +c -c +c a +c +c a +C a 0 0 0 0 a 0 0 a 0 0 a a 0 a a a a 0 a 0 
5 0 0 0 0 0 0 0 tC o 'C -C +C a a to a to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
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8.3 METHODS OF FAILURE PROTECTION AND RELIABILITY IMPROVEMENT 
In analyzing the various power system configurations, the major approaches 
considered in implementing reliability were as follows: 
a. Parallel redundancy 
b. Fail-safe components 
c. S~ries redundancy 
d. Quad redundancy 
e. Majority voting 
f. Standby redundancy 
g. Fail-safe redundancy 
h. Ground command override 
Each of these techniques is discussed in detail in the following paragraphs. 
8.3. 1 Parallel Redundancy 
This redundancy method involves two or more similar circuits/parts operating 
in parallel such that they will share the load. Capability is incorporated to detect 
t:leir own failures in a manner that their particular failure modes are predicted and 
conditioned so that they do not impair the performance of the remaining portions of 
the circuit. Furthermore, the share of power or voltage handled by the remaining 
segments of the circuit, although higher after the failure has occurred, still is 
well within their rating. This approach applies only in cases where open-circuit 
failures predominate (or forced to an open circuit condition) in the circuit or parts 
under consideration. 
From the weight point of view, the additional weight necessary to incorpo-
rate redundancy can be expressed as 
where 
% excess of weight = 
m = number of circuit segments built in 
m - x 
x 
x 100 
x = minimum number of circuit segments that must remain active 
to ensure continuance of operation. 
(8-1) 
This would mean, for instance, that if m = 5 (as shown in Figure 8-8) and 
x = 4, then the excess weight would be 25%. 
If m = 7 and x = 6, the excess weight would be 17%. Any further increase of 
m would result in a smaller weight increment, or could lend itself to tolerate more 
than one failure and yet retain its operational effectiveness. 
From the reliability point of view, Figure 8-8 can be viewed as a reliability 
block diagram whose probability of survival can be expressed by using a binomial 
as follow!; ; 
R 
s 
8-43 
(n-m) (8-2) 
{ 
where 
x~ m ~ n 
(n) n! m = (n - m)1 ml 
R = Reliability of the individual segment 
Rs = Reliability of the redundant circuit. 
Rs increases as m is increased, or conversely, as the ratio n ~ x is 
decreased. 
Figure 8-8 depicte, in simplified form, parallel redundancy. 
51 
52 
53 
54 
55 
Figure 8-8. Parallel Redundancy 
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Other properti s of the parallel redundancy are covered in the following 
paragraphs. 
8.3. 1. 1 Current- hal'inS 
For this type of redundancy to be e ffe ti v , it i. necessary that the various 
redundant segments of th · ircuit divide the cu rl' nt among themselves on an equal 
basis. An efficient way to ensure current-sharin is by means of (" urrent-sharing 
reactors. An example of such is presented in Paragraph 8.3. 1.2. 
Current-shar ing can be provided by dissipative schemes as l:i hown in Fig-
ure 8-9. Current-sharing between parallel circuits (c. g., PWM regulator) can 
also be obtained by taking advantage of the input and output filter haracteristics 
and proper pulse-width ontrol. For ·xample, urrent- uharing iol' the p roposed 
buck-boost regulator is btained in this manner. 
Ql Fl Rl 
2 
3 
Fi 'ure 8- . Cur rent- harin Dissipati ve hem 
8.3.1.2 Application of Parallel R dundancy a nd CUrT nt-Sha ring to Magnetics 
Active r e dundan cy and urrent- ha rin wer i nv stigated or c onv e rt e rs and 
inverte r powel' transformers. 
Tw o basic yp 5 of ing!t::-pha e tran form e r a ppli cati on are discu d: 
a. Tra n fo rm e r for d -to-de- c onv e rt r a ppli cati ons. 
b . Tra nsfo rm r f r inv r ter a ppli cad ons. 
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8.3. 1.3 DC-to-DC Converter Applicationl 
In tht. approach, three linile-ph.le tranaformeu uud for de-to-de 
converter application are paralleled .1 ahown in Fiaure 8 -10. 
~~ ~ T' T] 13 ~_U.AF ,.. n.A ..... J...J ,...,....-4 11 AJ ,...... 
• • 
~ ~ 4~ 
I~ 1 
'8 1 'c ! l, ~ ~ 
r .: I~ J VS2 ..... , ... lu v~, vs r" )- J V "c, , "" >- C1 f ~ [L .. >-.... 
Figure 8-10. DC-to-DC Converter Application Uaina 
Paralleled Tranaformera 
1 
(0 .0. 0 
J 
'" 
Inductors Lt. L2 . and L3 must have sufficient support voltage to account for 
the following voltage imbalances: 
where 
a. Two silicon rectifiers 
b. Maximum voltage imbalance between e qually 
loaded secondary windings. 
Theae imbalances might be between 2 to J V . 
Reactors Lt, L2, ilnd L3 may be s mall powder c ore inductors . 
In general, the VOltage drop across a reactor would be 
di V = L dt 
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(8-3) 
(8 -4 ) 
{ 
Parameters can be redesigned to write 
(8-5) 
(8-6) 
v C = K3 (IC - I A) 1 
(8-7) 
for equal conduction in all transformers 
= 0 
When any transformer coil tends to have a current larger .than its own s hare, 
the two associated reactors will develop a voltage in opposition to that of the trans-
former secor..dary coil. Accordingly. the other two current-equalizing reactors 
will have an induced voltage. boosting the output of the two remaining transformer 
coils. 
Furthermore. if one secondary coil should open. the two remaining coils 
will continue to share current. 
8 . 3. 1.4 Transformers for Inverter Application 
The redundancy technique of paralleling transformers powering ac loads is 
simpler than that previously described because any failure reflecting a short to 
the secondary winding of one of the transformers will also reflect the failure to 
the two remaining transformers. 
To account for that critical failure. the following circuit provisions can be 
included: 
a . Using two secondary coils instead of one (one for each current 
polarity) will increase the size of the transformer by 
1/ .J2 
- o:-s-
z x 100 = 20 . 7% 
b . Insertion of one rectifier in series with each c oil (6 rectifiers 
altogether) will preclude any shorted coil from being r eflected 
to the other two coils in phase. 
c. The addition of 2 SCR' s working synchronously with the AC 
signal will prevent any shorted coil frorr.. being seen by the 
out-of-phase coils (see Figure 8-11). 
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Figure 8-11. Use of Transformers for Inverter Application 
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8.3.2 Fail-Safe Components 
8.3.2. I Transformers. Inductors. and Magamps 
The failure r a tes of magnetic components ca n be r e duced to extremely low 
values by careful do::sign and special manufacturin~ techniques. Therefore. by 
increasing the spacing between turns and impregnating the c oils with adequate 
compounds and epoxies. it is possible to greatly reduce the probability of failure 
of the magnet wire insulation (which happens to b(> the l e ast-reliable characteristic 
of a ma g netic compon e nt). Therefore. the possibility of designing and manufacturing 
fail- safe magn e tic omponent sallows the ci rcuit designe r and the r e lia bil ity a na I ys t 
to disregard open and s horted magnetic components. 
8.3.2.2 Relays 
a . Coils 
The pre ceding statements can be extended to include relay coils 
also. Furthermore. the availability of double- coil I'elays per-
mits an addit ional increase o r r e lia bility by connecting both 
coils in parallel. 
b . Contacts 
The avoidance of any cu rrent in • {ce ss of the safe limits recom-
mended by the manufacturer becomes a necessity to minimize 
failure rat es . A good design practice. therefore. is to 
protect the cont<:. cts against excessive c urrents by fuses 
or active c urrent-limiting and to increase reliability . if 
( necessary. by ground command override functions . 
8.3.3 Series Redundancy 
This technique is applicable to com ponents having a predominant shorted 
failure mode. The disadvantage of series redundancy is that it increases the 
losses by a factor of two; this becomes a significa nt in c rease in power-handling 
circuits . 
8.3.4 Quad Redundancy 
This technique of series and parall e l parts may be ' onsidered a fail-safe 
scheme to the extent that at least two failures must occur befor e its redundant 
properties are destroyed. There are two types of quad redundaI~ c y : 
a. Bar: The mid-point of one string is c onnected to the mid-
point of the other. 
b . Series: The mid-point of both strings is not connected. 
The low efficiency and the considerable parts count make this scheme 
generally unattractive for power-circuit a pplica t ions. 
8 .3. 5 Majority Voting 
This type of redunda ncy provides a majority voting function t o select the 
proper output and reject the faulty one. Majority voting is best suited to circuits 
containing sensing or regulating functions where a r e la. tive ly high parts c ount is justif iable. 
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Applications a re : 
a. Voltag e o r l' urr e nt detectors used fail-s afe ir c uits 
b . Switching preamplifiers 
c. Logic c ircuit s 
d . DC ampli fie rs 
e . F ee dba c k amplifiers 
8.3 . 6 Standby R e dundancy 
Thi s -; ch e me i s comm o nl y used i n pow e r-circuit application s w h e re e ffici ency 
,n:;i d e rations have g r e at imp o rtance. It consists o f two Identi ca l c ir c u its: one 
ll ' ll'Il1a lly a c t i\'e, and the other de-energized but r ea dy to be s wit c hed in pla ce of 
I ll' (u r me r in t h e e v e nt of a fa ilure. 
Ll d~'e r e nt f r om th e s chem e s d i scus sed e arlier, this m e thod re quir es t h e 
ad di t i •. m of a fa ilur e -d e t cto r ci r cuit in o rde r t o se ns e a m a lfun c tio n. Th e ia ilure -
det t.! ct o r ci l' :u it m ust b e a hig h ly r e lia bl e circuit sinc e it h a s t o recogniz e the m a l-
fun c t ion, d : 3 c C) nnect the ia ult y u n i t , and the n conne c t the s t a ndb y unit. It s 
c a pa bilit y o f fa il u r e r e c og n i t ion must be car e tull y a ssessed in t e rms of .ll th e 
fail r e m od e s tha t m ay ar ise . Th e re fo r e, t h e t e stabilit y a nd d e s ig n con sidera ti o n s 
f o r this ty p e o f redun da n cy b e c om e a c rit ical requirement . 
8. 3. 7 Fa il-Safe Red unda n c y 
Fail-sa fe redundancy applies to circuits \' h i ch perform within their pre-
cribed performanc e limits d e spite any sin g le c omponent fa i lure wheth e r it be an 
' . ~ n o r s horted fa i lur e . An example of such is the qu.d and majority voting 
r e un da n cy. 
8.3. G:- o un d l. omm a nd Ove rr i d e 
This r e dundancy scheme is based on g r ound-command o v erride of automatic 
fu nc tions. This type of redundancy is permissable only when the sign i ficant time 
de! ? }"s r .,s oc i1te ri wi th tel e met r y functions are not o b j ecti onabl e . 
T h e sch e m e i s a pplicable in f our distinct manne rs : 
a . C ontrolling functi ons which ar e n ot automati call y p erforme d 
b. Upg r adi. ng the reliability of c i rcuits with r e dundanc y prov i si ons. 
c . P rc ,v iu ing a d e g raded function capability to a c ircui t that has 
l os t its n o rma l operation. 
d . In c r e asing e ffi d ency by b ypassing dissipat ive compone nts . 
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8.4 METHODS OF DETECTION 
8.4. 1 Fuses 
This method is automatic in the sense that it does not require the lIupport of 
any other special circuit. Its advantages are as follows: 
a . The detection function is attended by a protective one . 
b. Its protective characteristics are particularly important 
when heavy fault currents (that could be damaging to relay 
contacts and semiconductor switches) are expected. 
Its disadvantages are as follows : 
a. Relatively high failure rates 
b. Testability limitations 
c. Requirement of a low-impedance, high-current source . 
8.4.2 Status TLM 
This method has the following advantages: 
a. Replacement of complex fail-safe automatic functions 
b. Reliability improvement 
Its disadvantages are as follows: 
a. Additional telemetry requirements 
b. Completion of functions may be objectionably delayed. 
8 . 4 . 3 Voltage or Current Detectors 
The advantage of th is m ethod i s the immediate signal transmission of a fault 
condition. 
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9. NEW TECHNOLOGY 
Several new concepts developed during this study effort under JPL Con-
tract No. 952151 are reported for the first time below. The concepts are pre-
sented in the pages of this report identified below in parentheses: 
a. PWM quasi-buck series solar array regulator 
(page 6-20) 
b. Active redundancy and current sharing techniques 
applicable to converter and inverter transfornlers 
(pages 8-46, 8-48) 
c. Majority voting time delay circuit (page B -10) 
d. Fully redundant emitter follower supply (page B-12). 
Innovator: H. E. Gavira 
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APPENDIX A 
RELIABILITY ASSESSMENT OF 
MARINER -MARS 169 POWER SYSTEM 
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Introduction 
APPENDIX A 
RELIABILITY ASSESSMENT OF 
MARINER MARS 69 POWER SYSTEM 
Presented herein are the results of a reliability assessment of the Mariner 
Mars Power System considering the configuration shown in Figure 1. The 
reliability assessment was performed for the orbit phase considering a one 
year (8760 hours) mission time. 
Reliability Analysis Ground Rules and Assumptions 
(1) The failure rates for the component parts are listed in Table 1. The 
reliability assessments for the different assemblies are shown in 
Tables 2 through 17 arid are based on parts count from Refe rence 1. 
(2) The following equations were used for calculating the reliab i lity of 
the system: 
(a) Reliability of individual assemblies was calculated by: 
R = exp (-At) 
where: A = failure rate of assembly (failures/109 hours) 
t = mission time (8760 hours) 
A-2 
(b) Reliability of parts or assemblies in series configuration was 
calculated by: 
R = exp (- n it) 
where: Ai = failure rate of each series part or assembly. 
(c) For two units (A and a) in active redundancy, when the failure 
rates of the redundant assemblies are equal, the reliability 
was calculated by: 
2 R = 1 -(1- exp(- AAt )) 
where : AA = Aa 
(d) For two units (A and a) in active redundancy, when the fa i lure 
rates of the redundant assemblies are different, the reliability 
was calculated by: 
R = 1 - ~1- exp(- AAt) (1- exp(- A at~ 
where : AA ~ Aa 
(e) For the reliability of a binomial configuration consisting of 
"n" identical units each having a reliability of Rp' with "m" of 
"n" units required for success: 
n 
R = r (~) RX (l-R )n-x 
X=m p p 
nl where: (~) = 
(n-X)I XI 
(f) For two units (A and a) with one unit in standby non-operating 
condition and ideal switching, the reliability was calculated by: 
where: AA = failure rate of active unit 
= failure rate of standby unit when it is operating 
= 0.1 hal = ~ai1u:e rate of standby unit when it is 
lnactlve 
A - 3 
(9) Whenever possible. all reliability calculations were performed 
on the TYMSHARE Computer System using the REAMX Computer Program. 
(h) Sy~tem Reliability in a series configuration is calculated as the 
product of the re11abilities of the series units. 
(1) It is assumed that the relays will operate not more than 40 cycles 
a year. 
(j) It is assumed that the Reliability of the Solar Array (4A1. 4A3. 
4A5, 4A7) is 1.0 per your instructions. 
(k) The reliability of an assembly that is ~N for 10% of the mission 
time is calculated by: 
Results 
R = RON X ROFF 
R = exp( - >' ON tON) X exp( ->'OFF t DJlF ) 
when : >' OFF = 0.1 >' ON 
~ON = 0.1 t 
tOFF = 0.9 t 
t = mission time 
R = exp(-.19 >' ON t) 
Case (1) With all 24 strings of zeners in 4A20 required for success: 
System Reliability = .8544 
Case (2) With 23 of 24 strings of zeners in 4A20 assembly require~ 
for success: 
System Reliability = .9191 
Case (3) With 22 of 24 strings of zeners in 4A20 assembly required for 
success: 
System Reliability = .9215 
A - 4 
( 
Table 1 
Failure Rates for Mariner Mars Power System Study 
Failure Rat~ 
Part Type (fai1ures/10 hours) 
Diode 
Silicon, glass{ < 1W) 
Silicon power (> 1 ~ J) 
Zener 
Transistl:r 
5 il ; con ( < 1 W) 
Silicon power (> 1W) 
Integrated Circuits, Digital 
Res 1 S tor 
Carbon Composition, fixed 
Metal film, fixed 
Wirewound power, fixed 
Wirewound, variable 
Capacitor 
Glass 
Ceramic 
Mica 
Paper, mylar, tef10rr 
Tantalum solid 
Tantalum foil, or wet slug 
Magnetic Devices 
Transfonners, inductors, mag amps, 
C~kes, coils, toroids 
A - 5 
1.3 
14 
60 
10 
56 
50 
7 
1.4 
65 
120 
2 
15 
3 
40 
14 
21 
15 
Part Type 
Rela1 
Table 1 
Transducer 
Fuse 
Crystal 
Connector, per active pin 
Connection, welded or soldered 
Battery cell, silver zinc(per cell) 
Table 2 
(continued) 
Fa i1 ure Ra t~ (failures/10 hours) 
l5(failures/109cycles) 
100 
100 ' 
20 
0.6 
0.5 
300 
Reliability Assessment 4A8 Power Source Logic Assembly 
Part Type 
Diodes 
S il icon « 1 W) 
S il icon (> 1 W) 
Zener 
Transistor 
S 11 icon « 1 W) 
Resistors 
Metal film 
Carbon composition 
Wi rewound 
Capacitors 
Tantalum solid 
Glass 
Quanti ty 
20 
25 
5 
2 
33 
5 
2 
14 
1 
A- 6 
Total 
Total Failu§e Rate 
(failures/10 hours) 
26 
350 
300 
20 
46.2 
35 
130 
196 
2 
11 05.2 
Table 3 
Reliability Assessment: Either 4A9 or 4A10 Booster Regulator Assembly 
Part Ti:~e Quanti ty Total Fai1ur~ Rate (failures/10 hours) 
Diodes 
S il icon « 1 W) 9 11.7 
Glass« 1W) 1 1.3 
Si1i (on( lW) 3 42.0 
Zener 2 120.0 
Transister 
Sil i con( < lW) 2 20. 
Sil i con( > lW) 7 392 
Resistors 
Metal film, fixed 24 33.6 
Carbon composition,fixed 5 35 
Wirewound, fixed 3 195 
Wirewound, variable 1 120 
Ca~acitors 
Tantalum solid 4 56 
Tantalum foi 1 7 147 
Paper 2 80 
Transformer 7 105 
Coil 15 { 
Total 1374 
A-7 
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Table 4 
Reliability Assessment 4A11 Power Control Assembly 
Total Failure Rate 
Part Type Quanti ty (Fail i ures/l 09hours) 
Diodes 
Glass« lW) 
Si li con( < lW) 
S il icon (> 1 W) 
Zener 
Res i stors 
Metal film 
Carbon composition 
Capacitors 
Tantalum solid 
Teflon 
Trans i s tors 
Silicon« lW) 
Silicon(> lW) 
Transformer 
Connector, active pins 
4 
13 
2 
8 
26 
17 
13 
1 
5 
2 
6 
130 
A-8 
5.3 
16.9 
28 
480 
36.4 
119 
182 
40 
50 
112 
90 
78 
Total 1238 
{ 
l 
( 
Table 5 
Reliability Assessment 4A12 Boost Converter Assembly 
Total Failu§e Rate 
Part Type Quantity (Failures/10 hours) 
Diode 
Silicon« lW) 
Silicon(> lW) 
Capaci tors 
Tanta 1 um foil 
Resistors 
3 
2 
Carbon composition, fixed 2 
W1 rewound, fixed 6 
Transistors 
S il icon (> 1 W) 2 
Transfonner 2 
Fuse 2 
Connector, active pins 14 
Table 6 
3.9 
28.0 
21.0 
14 
390 
112 
30 
200. 
8.4 
Total 807 
Reliability Assessment 4A12 Charger Assembly 
Total Failur~ Rate 
Part Type Quantity (Failures/10 hours) 
Diode 
Sil icon « lW) 3 3.9 Zener 1 60 
Resistors 
Carbon composition, fixed 8 56 Metal film, fixed 4 5.6 Wirewound, fixed 1 65 
Transistors 
Sil icon (> lW) 2 112 Silicon« 1 W) 4 40 
Connector, active pins 20 12 
Total 355 
A-9 
Table 7 
Reliability Assessment 4A12 Detector Assembly 
Part Type 
Total Failur~ Rates 
Quantity (Failures/10 hours) 
Diodes 
S il icon « lW) 7 9.1 
Zener 1 14 
Resistor 
Metal film, fixed 7 9.8 
Carbon Composition, fi xed 8 56 
Trans i stor 
Sil icon( < lW) 3 30 
Sil icon (> lW) 1 56 
Inductor 1 15 
Capacitor, Tantalum solid 2 28 
Connectors, active pins 14 8.4 
Total 226.3 
Table 8 
Reliability Assessment 4A15 Power Distribution Assembly 
Part Type 
Total Fai1ur~ Rate 
Quantity (Fai1ures/10 hours) 
Diodes 
Silicon« lW) 43 55.9 
Zener 4 240 
Capacitors 
Tantalum solid 9 126 
Tanta 1 urn foil 12 252 
Resi stors 
Metal film, fixed 49 68.6 
Wi rewound, fixed 2 130 
Transistors 
S il icon « 1 W) 10 100 
tonnector, active pins 106 63.6 
Total 1036 
A-10 
" ", 
( 
( 
Table 9 
Rel iabil ity Assessment 4A16 Main Inverter Assembly 
Total Failur~ Rate 
Part Type Quantity (FailuresjlO hours) 
Resistors 
Metal film, fixed 19 
Wi rewound , fixed 6 
Carbon composition, fixed 3 
Transistors 
5 il icon « 1 W )
5il i con( > lW) 
Inductor 
Capacitor 
Glass 
Tantalum solid 
Tantalum foil 
Paper 
Crysta 1 
Diodes 
Glass« lW) 
5ilicon« lW) 
Zener 
5 
4 
1 
6 
4 
1 
1 
1 
8 
3 
Trans formers 4 
Integrated circuit,digital 7 
Transducer 2 
Connector, active pins 25 
A-11 
26.6 
390. 
21 
50 
224 
15 
12 
56 
21 
40 
20 
1.3 
10.4 
180 
60 
350 
200 
15 
Total 1692 
Table 10 
Reliability Assessment 4A17 Clock Assembly 
Part Type 
Total Failur~ Rate Quantity (Fal1ures/10 hours) 
Resistors 
Metal film, fi xed 13 18.2 
Trans is tors 
Sil icon « lW) 5 50 
Ca~acitors 
Glass 6 12 
Tanta 1 um soli d 2 28 
Diodes 
Glass« lW) 1 1.3 
S il icon « 1 W) 2 2.6 
Integrated circuit, digital 7 350 
Trans fanner 1 15 
Crys ta 1 1 20 
Total 497 
Table 11 
Reliability Assessment 4A17 Free Run Assembly 
Part Type 
Total Fai1ur, Rate Quantity (Failures/10 hours) 
Resi stars 
Metal film, fixed 6 8.4 
Wirewound, fixed 1 65 f Transistors 
Sil icon (> 1W) 2 112 
Trans former 2 30 
Total 215.4 
A-1 2 
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Table 12 
Reliability Assessment 4A17 Inverter Assembly 
Part Type Quantity 
Resi stors 
Wirewound, fixed 5 
Meta 1 fil m, fixed 2 
Carbon composition, fixed 3 
Capacitors 
Paper 
Tantalum solid 
Tantalum foil 
Diodes 
5il i con{ < lW) 
Zener 
Transducer 
Transistcrs 
S il icon (> 1 W) 
Coil 
Connector, active pins 
1 
2 
1 
6 
3 
1 
2 
1 
25 
Table 13 
Total Failur~ Rate 
(Failures/10 hours) 
325 
2.8 
21 
40 
28 
21 
7.8 
180 
100 
112 
15 
15 
Total 868 
Reliability Assessment 4A18 Synchronizer Assembly 
Part Type Total Failur~ Rate Quantity (Failures/10 hours) 
Diodes 
Glass « 1 W) 6 7.8 S11; can (< lW) 4 5.2 Zener 3 180 
Trans i s tors 
5il icon « lW) 2 20 
Ca2acitors 
Ceramic 2 30 
Tantalum solid 2 42 
Resis tors 
Metal film, fixed 3 4.2 
Wi rewound, fixed 2 130 
Trans fonner 1 15 
Integrated circuit,digital 3 150 
Connector, active pins 8 4.8 
Total 589 
A-13 
Table 14 
Reliability Assessment 4A18 3 t Inverter Assembly 
Part T~~e guantit~ 
Total Fai1ur~ Rate 
(failures/10 hours) 
Transistor 
5il icon « 1W) 6 60 
5il icon (> 1W) 6 336 
Res is tors 
Metal film, fixed 12 16.8 
Wirewound. fixed 6 390 
Carbon composition.fixed 3 21 
Ca~acitors 
Tantalum wet slug 21 
Paper 40 
Trans fonner 1 15 
Inductor 1 15 
Connector. active pins 18 10 .8 
Total 837 
Table 15 
Reliability Assessment 4A18 1 4> Inverter Assembly 
Part T~~e guantit~ 
Total Fai1ur~ Rate 
(Fai1ures/10 hours) 
Resis tors 
Metal film. fixed 4 5.6 
Wirewound. fixed 4 260 
Carbon composition.fixed 4 28 J 
Transistors 
5il icon « 1W) 2 20 
5il i con( > 1W) 4 224 
Trans fonner 1 15 
Coil 1 15 
Ca~ac;tors 
Tantalum wet slug 21 
Paper 40 
Fuse 2 200 
Connectors, active pins 14 8.4 
Total 971 
A-14 
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Table 16 
Part Type 
Reliability Assessment 4A19 Heater & DC Power Assembly 
Total Fai 1ur~ Rate Quantity (Fai1ures/10 hours) 
Res i s tors 
Metal film, fixed 
Carbon composition, fixed 
Wi rewound , fixed 
Diode 
Sil i con( < 1W) 
Relay 
Transformer 
Capacitors 
Tantalum solid 
Tantalum foi 1 
Transistors 
Sil i con( < 1W) 
Connectors, active pins 
7 
2 
2 
9 
1 
2 
3 
2 
2 
84 
Table 17 
9.8 
14 
130 
11 .7 
1.0 
30 
42 
42 
20 
50.4 
Total 350 
Reliability Assessment 4A20 Zener Assembly 
Part Type Quanti ty 
Diode, Zener 6(per string) 
Total Fai1ur~ Rate 
(Fai1ures/10 hours) 
360 
Note: There are 6 zener diodes per string and 24 strings in the 4A20 Zener 
Assembly. 
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Figure A-t. Mariner-Mars Power System R e liability Block Diagram 
1-1 Relay !.At2 
R efe r e nce 1 
Schematic Diagram Unit JPL Drawing No. R evision D ate 
Power sou r c~ logi c 4A8 10013178 F 7-6-67 
Booster regulator 4A9/4Al0 10013154 F 7-5-67 
Powe r c ontrol 4Al1 10012971 F 7-7- 6 7 
Battery c har ge r 4A12 10013175 F 10 -1 3-67 
Powe r dis tribution 4A15 1001 3157 F 7-5-67 
Main inverter 4AI6 1001 2721 E 10 -1 6-6 7 
Standby inverter 4A17 10016056 F 7-5-67 
400 Hz , le1l and 3«1> 
inve rte r 4A18 10001220 E 7-5-67 
( He ater a nd dc powe r distri-
bution 4AI9 10016156 None 7 - 5-67 
f 
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APPENDIX B 
RELIABILITY ASSESSMENT OF SELECTED 
CIRCUITS AND SYSTEMS 
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APPENDIX B 
RELIABILITY ASSESSMENT OF SELECTED 
CIRCUITS AND SYSTEMS 
Reliability assessments of key circuits and systems are delineated in this 
appendix. The reliability analysis ground rules and assumptions utilized are listed 
in Appendix A . 
Tables B-1 through B-19 present in tabular form the part type . quantity . and 
reliability assessment of various circuits. Selected circuit diagrams correspond-
ing to the aforementioned tables are depicted in Figures B-1 through B-II. 
The circuit, reliability. and failure detedor block diagrams of the 2.4-kHz 
inverter are shown in Figures B-12. B-13, and B-14, respectively. Corresponding 
diagTams for the battery-boost regulator are depicted in Figures B-15, B-16, and 
B -17. The circuit and reliability block diagrams of the 400-Hz inverters are shown 
in Figures B-18 and B-19. 
Reliability assessments have been made on the existing Mariner power sys-
tem with no redundancy in the main power chain (i. e •• boost-line regulator and 
2. 4-kHz inverter). The block diagram and resultant system reliability are shown 
in Figure B-20. Table B-20 summarizes the redundant and nonredundant designs. 
Figure B-21 depicts the reliability block diagram for model System No.2. 
which incorporates a shunt limiter and a battery-boost regulator . Figure B-22 
shows an overall reliability improvement from 0.9251 to 0 . 9345 via redundancy 
inclus · on in the power distribution and share mode detector circuitry. The relia-
bility assessments for model System No. I are virtually identical to model System 
No.2. since the PWM buck regulator reliability (0 . 9996) is nearly the same as the 
shunt re~lliator (0.9997). 
Figure B-23 ciepicts the reliability block diagram for the recommended buck-
boost regulator system. 
Table B-1 . Reliability Assessment of Figure B-1 Current Monitor 
Part Type 
Transformer 
Mag amplifier 
Diodes « I W) 
Quantity 
I 
1 
8 
Total effective k 
R =0.9996 
Total >.. 
15 
15 
10 . 4 
40 . 4 
Note: The resistors and capacitors are not included in the 
parts count because the computed reliability of their 
circuit configuration is I. 
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Tabl e B-2 . Reliability Assessml!nt of Figure B-2 
Majority Voting Time Dela y Circuit 
Part Tn~e Quantity 
Transist o rs « 1 W) 15 
Di odes « 1 W) 3 
Resistors. metal film 4 2 
Capacl t ors. sol i d tantalum 6 
Total 
R = 1. 0 
Total A 
150 . 0 
4. 2 
58 . 8 
72 . 0 
285 . 0 
N ote : The computed r e liability of this circuit c onfig ul'a ti on is 
O. 999997 a nd is as sumed = 1 . O. 
Table B-3 . Reliability As s essment of Fig ure B- 3 
F ully Redunda nt Relay Drive r 
Pa rt Ti:Ee Quantity 
Trans is t ors « 1 W) 16 
Diodes « 1 W) 12 
Resistors , metal film 4 6 
Coils 2 
Total 
R = 1. 0 
T ot a l A 
160 . 0 
13 . 6 
64 . 4 
30 . 0 
270 . 0 
Note: The c omputed reliability of this circuit c onfiguration is 
0 .999997 and is asswned to be 1. O. 
Table B-4 . Reliability of Three-Level Voltage Detector 
Part Ti:Ee Quanti!Y Total A 
Resistors , metal f ilm 26 36. 4 
Capacitors, solid tantalwn 2 28.0 
Diodes « 1 W) 7 9 . 1 
Diodes, zener 2 120.0 
Transistors « 1 W) 8 80 . 0 
Transistor, dual amplifier 1 20.0 
Total 293.5 
Note: R = 0 · 99 99 (with two of three voltage detectors required 
for success). 
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Table B-5 . Reliability Assessment of Figure B-4 
Maj ority Votina Gates 
Part T;Z:Ee Quantit;z: 
Resistors , metal film 12 
Transistors « 1 W) 6 
Diodes « 1 W) 3 
Total 
R = 1. 0 
Total X 
16 . 8 
60 . 0 
3·9 
--
80.7 
Note: The computed reliability of this circuit configuration 
is 1. O. 
Table B-6. Reliability Assessment of Figure B-5 Fully 
Redundant Emitter - Follower Supply 
Part T;Z:Ee 
Diodes « 1 W) 
Resistors, metal film 
Total effective ~ 
R = 0 . 9999 
Quantity 
2 
2 
Total X 
2.6 
2.8 
5 . 4 
Note: The parallel zeners and quaded transistors circuit are 
not included in the parts count because their computed 
reliability is 0 . 99998 and is assumed = 1. O. 
Table B-7. Reliability Assessment of Figure B-6 Low-
Level, Fully Redundant Voltage Detector 
Part T:iEe Quantit;z: Total ~ 
Transistors « 1 W) 12 120 . 0 
Diodes « 1 W) 8 10 . 4 
Resistors, metal film 30 42 . 0 
Capacitors, solid tantalum 6 72.0 
---
Total 244.4 
R = 1. 0 
Note: The computed reliability of this configuration is 0 . 999997 
and is assumed = 1. O. 
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Tab! B-8 . Re liability Assessment of Figure B- 7. 
3.3 Volt Series Regulator Type Fully 
Redundant Referenc e Supply 
Part Type Quantity T otal ~ 
R sistor s , m e tal film 
Capacitors. s olid tantalum 
Di od e s , ze n e r 
Diodes « 1 VI) 
Transistors « 1 W) 
Tota l 
R = 1. 0 
40 
7 
3 
6 
18 
56.0 
84 . 0 
180.0 
7.8 
180 . 0 
507 . 8 
Note: The c omputed reliability of this ci r cuit configuration 
is = 0 . 99999 a nd is assumed = 1. O. 
Coil 
Ta bl e B-9. Reliability Assessment of Figure B-8 Fail-
Safe Rectifier and Filter 
Part Tl::J:~e Quantity Total 
1 15 
--
Total effective ~ ! 5 
R = 0.9998 
ote: The diodes and capacitors are in quad configuration 
whose computed reliability is 1 . O. 
Table B- 10. R e liability Ass€,'ssment of Figur e B-9 Thre e -
L evel C rrent Detector Fully R e dundant 
Three- Level Current Sensor No. 1 
~ 
Part TYEe Quantitl::: Total ~ 
Transistors « 1 W) 10 100 . 0 
Diodes « 1 W) 5 6. 5 
Diodes. zener 2 120 . 0 
Resistors. metal film 20 28.0 
Total for Current Sensor o . 1 254. 5 
Note: R = 0·9999 (with two of three current sensors required 
for success). 
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Table B-II. Reliability Assessment of Figure B-10 Detector 
of Gross Frequency Variations 
Part TlEe .()uantitl Total ). 
Transformer I 15.0 
Resistors, metal film 6 8.4 
Di odes « I W) 4 5 . 2 
--
Total effective ). 21 . 6 
R=0 . 9997 
Note : The c apacitors are not included in the parts count 
because the c omputed reliability is I. O. 
Table B-12. Reliability Assessment Fail-Safe Low-Level 
Driver Stage 
Part Tll~e Quantitl Total ). 
Transformer I 15.0 
Diodes « I W) 4 5 . 2 
Resistors, metal film 8 II. 2 
Total effective ). 31. 4 
R = 0 . 9997 
Note: The resistor and transistors in the push - pull quad circuit 
configuration are not included in the pa r ts count because 
the computed reliaL-ility is I . O. 
Table B- 1 3. Reliability Assessment of 
Conj ugate Amplifiers and Detectors 
Conjugate Amplifier and Detector No . I 
Part TlEe 
Diodes « 1 W) 
Res i stors, metal film 
Ca pacitors, ceramic 
Di odes, zener 
Indu ctors 
Transistors « 1 W) 
Total 
Quantitl 
45 
9 6 
12 
6 
6 
Total h 
58.5 
134.4 
180.0 
360.0 
90.0 
540.0 
13 6 3 .0 
R = 0.9996 (with two of three conjugate amplifie r and 
detector requi red for success) 
Note : Parts c ount of majo r ity voting gate s are n ot inclued be -
cause t he computed relia b ility of their circuit configura-
tion is I. O. 
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Table B-14. Reliabllity Assessment Battery Charger 
Part T}::Ee Quantitr Total ~ 
Resistors, metal film 10 14.0 
wirewound 2 130 . 0 
Capacitor, s olid tantalum 1 14.0 
Diode, (> ! W) 1 14 . 0 
z ener 1 60 . 0 
Transistors, (> 1 W) 2 112. 0 
« I W) 3 30 . 0 
---
Tota l 360 . 0 
R = 0 . 9994 
Note: This circuit operates only 10 percent of mission ~ime. 
h = O. t 9 (active ~) = 68.4 (see Appendix A). 
Table B-15. Reliability Assessment of Shunt, Figure B-l1 
Part Tn~e Quantity Total h 
Resistors , metal film 2 2 . 8 
wirewound 4 260.0 
Diodes (> 1 W) 3 42 . 0 
Transistors (> 1 W) 2 112 . 0 
Total 416.8 
Table B-16. Reliability Assessment of II 
Part TrEe Quantity Total h 
Resistors, metal film 5 7.0 
wirewound 2 130.0 
Transistors (> 1 W) 2 112. 0 
Diodes (> 1 W) 3 42.0 
Total 29 1.0 
Table B-1 7 . Reliability Assessment of 12 
Part TrEe Quantity Total h 
Resistors, metal film 1 1.4 
wirewound 8 520 . 0 
Transistors (> 1 W) 2 112 . 0 
Diodes (> 1 W) 3 42 . 0 
Tota ' 675.4 
B-7 
Case 
1 
2 
3 
Table B-18 . Reliability Assessment of Synchronizer 
Part Type 
Integrated Circuits, Digital 
Diodes « I W) 
Transistor « 1 WI 
Resistor , metal film 
T otal 
R :.. 0 . 9985 
Quantity 
3 
5 
Total ). 
150.0 
6 . 5 
10.0 
1.4 
167 9 
Table B-19. R ' liability Assessment of Bias Supply and 
2 . 4 kHz Excitation for Synchronizer 
Part Tl:Ee Quantitl: Total ). 
Transformer 1 15 . 0 
Diodes « 1 W) 14 18 . 2 
Resistors , metal film 6 8 . 4 
Total effective ). 31. 6 
R = 0 . 9997 
Note: The c apacitors, zeners, and transistors are in quad 
redundant configuration and are not included in the parts 
count because their computed reliability is 0 . 999994 and 
is assumed = 1. O. 
Table B-20. Comparison of Reliability Assessments for R e dundant 
and Nonredundant Mariner Power System 
Mariner Systems 
Condition Redundant Nonredundant 
With all 24 strings of zeners in 
4A20 required for success 0 . 8544 0.8316 
With 23 of 24 strings of zeners in 
4A20 required for s uccess 0 . 9191 0 . 8947 
With 22 of 24 strings of zeners in 
4A20 required for success 0 . 9215 0.8969 
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TO TRANSFORMER 
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Fi,ure B-IO. Detector of Gross Frequency Variations 
vc 
COM 
TO 
LTAGE 
PARA TOR 
(2 OF 3 REQUIRED 
FOR SUCCESS) 
R = 0.99998 
(2 OF 3 REQUIRED 
FOR SUCCESS) 
R = 0.99989 
). = 417 
SHUNT 
SHUNT 
SHUNT 
SHUNT 
SHUNT 
SHUNT 
(5 OF 6 REQUIRED 
FOR SUCCESS) 
R = 0.99980 
RELIABILITY BLOCK DIAGRAM· 
RSHUNT = 0.9997 
Figure B-12. Reliability Assessment of Shunt Assembly 
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F i gure B-1 3. Block Diagram. 2. 4 kHz Inverter 
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SUPPL Y 
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COUNTDOWN 
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B -14. Reliability Block Diagram of 2.4 kHz Inverter 
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RAW INPUT POWER 
V3 HIGH 
D 
V3 V3 LOW 
V2 HIGH 
D 
l __ V~LOW 
IJj 
I 
N 
-. 
...... 
I 
A 
12 
A CURRENT MON ITOR 
B MAJORITY VOTING ONE SECOND DELAY 
C REDUNDANT RELAY DRIVER 
D TWO LEVEL VOLTAGE DETECTOR 
E MAJORITY VOTING GATES 
N INVERTED MAJORITY VOTING GATES 
S RELAY 
Figure B-15. Block Diagram, Failure Detector fa} 2.4 kHz Inverter 
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STANDBY 
RECTl FllR 
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Figur e B-16. Block Diagram of Battery Boost Regulator 
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Figure B -17. R e liability Block Diagram of Batt e ry Boost R egulator 
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RAW INPUT POWER 
'1 >11 MAX 
11 < 11 MIN 
12 :!!! 12 MAX 
V2 LOW 
I ~2 -1 V2 HIGH ~ 
NOTATION 
A CURRENT MON ITOR 
B MAJORITY VOTING ONE SECOND DELAY 
C REDUNDANT RELAY DRIVER 
E MAJORITY VOTING GATE 
M CURRENT LEVEL DETECTOR 
N INVERTED MAJORITY VOTING GATE 
S RELAY 
':" 
Fi[!u r e B -1 8 . B lo ck Diag r am , Fa i lure D e t ect o r for Ba tte r y Boost R egu la t o r 
bJ 
I 
N 
lit 
r-:-
N O TE . 
8 = MAJO RITY VO TING TIME DElIVERY 
C " REDUNDANT RELAY DRIVERS 
D VOL TAGE DfTECTO R 
E = MAJORITY VO TING GATE 
N = INVERTED MAJ ORITY VO TING G ATE 
p - 81AS SUPPLY AND EXCITATIO 
Q = SYNCHItONI ZER 
R - P0 WER INVERTfR STAGES 
VAV':; 
Fi g ur e B ·· 19 . Block Diagrarr., 400 -H z In ve rt e rs, Inc luding Fail-Safe 
Excitation and Failur e Detector , and Standby Synchronizer 
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.S 
ec 
)0 
40C Hz OUTPUT 
Ie 
.00 Hz OUTPUT 
MAIN SUS 
Q 
A = 168 V) A 
P R 
C) 
A = 32 A = 344 
Q 
RELIABILITY BLOCK DIAGRAM 
RS = 0.9967 
NOTES: 
1) R CONSiSTS OF THE 3 ~ AND J~ INVERTERS AND OPERATES 
ONLY 10 PERCE NT OF THE MISSION TIME PER YOUR INSTRUCTIONS 
2) THE FAILURE DETECTOR IS NOT INCLUDED BECAUSE IT OPERATES 
ONLY 10 PERCENT OF THE MISSION TIME AND IS ASSUMED = 1.0 
Figur e B-20. R e lia bility Block Dia g ram of 400 H z 
Inve rt rs incl udi ng F a i l S afe Excitation and 
Fai l ur D t ctor, a nd Standby S yn ~1 :-oniz C' r 
B-26 
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BATTERY SOLAR ARRAY ZENER POWER SOURCE 
18 CELLS - 4Al,4A5 ~ DIODES ASSY ~ LOGIC 
4AI4 4A3,4A7 4A20 4A8 
R = 0.9538 * R = 1.0* RI = 0.9271 R = 0.9904* 
R2 = 0.9974 
R = 3 0.9999 
HEATER AND DETECTOR POWER RELAY DC POWER ~ ~ DISTRIBUTION ~ 
4A19 4A12 4AI5 4A II 
R = 0.9969* R = 0.9980 * R = 0.9909 * R = 0.9999 * 
MAIN BOOSTER ISOLATION MAIN INVERTER RELAY REGULATOR ~ DIODE ~ AND CLOCK t--
4A9 4All 4A16 4A15 
R = 0.988 * R = 0.9998 * R = 0.9853 * R = 0.9999 * 
RELAY 14> 34> SYNCHRONIZER I-- INVERTER I-- INVERTER t--4A12 4AI8 4A18 4A18 
R = 0.9999 * R = 0.991S H R == 0.9927** R = 0.9949* 
BOOSTER BATTERY RELAY CONVERTER I-- CHARGER -
4AI2 4AI2 4A12 
R = 0.9987* R = 0.9994 * R = 0.9999 * 
SYSTEM RELIABILITIES: CASE 1 RSI = 0.8316 (WITH ALL 24 STRINGS OF ZENERS 
IN 4A20 REQUIRED FOR SUCCESS) 
NOTES: 
CASE 2 RS2 = 0.8947 (WITH 23 OF 24 STRINGS OF ZENf") 
IN 4A20 REQUIRED FOR SUCCESS) 
CASE 3 RS3 = 0.8969 (WITH 22 OF 24 STRINGS OF ZENERS 
IN 4A20 REQUIRED FOR SUCCESS) 
-
I--
f--
f--
1) * THE RELIABILITY ASSESSMENTS FOR TI-iE UNITS ARE SHOWN IN APPENDIX A 
2) **THESE UNITS OPERATE 100% OF THE MISSION TIME PER YOUR 
INSTRUCTIONS- FAILURE RATES VALUES ARE IN REFERENCE I. 
F igure B - 2 1. Ma r iner -Mars Power Sy stem (\Cth '0 Redu .d an c y) 
R e liability B lo ck Diagram 
B-2? 
BATTERY SOLAR ARRAY 
SHUNT 
18 CELLS ASSEMBLY 
R = 0.9538* R = 1. 0* R = 0.9997** 
POWER RELAY POWER SOURCE j DISTRIBUTION LOGIC 
R = 0.99(fi* R = 0.9999* R = 0.9904* 
HEATER AND 
BATTERY 
- - DETECTOR BOOST DC P WER REGULATOR 
R = 0.9980* R = 0.9969* R = 0.9998** 
RELAY 
2.4 kHz 
INVERTER 
R = 0.9999* R = 0.9994* * 
400 Hz INVERTERS, INCLUDING FAIL SAFE EXCITATION 
lAND FAILURE DETECTOR. AND STANDBY SYNCHRONIZE" 
R = 0.9840 
BATTERY BOOSTER RELAY 
CHARGER CONVERTER 
R = 0.9994** R = 0.9987* R = 0.9999* 
RELAY 
R = 0.9999* 
SYSTEM RELIABILITY = 0 .9251 
NOTES: 
1) * RELIABILITIES OF THESE UNITS ARE FROM APPENDIX A 
2) * *RELIABILITIES OF THESE UNITS ARE FROM REFERENCE 2. 
Fi Ure' B -22 . Re g u la ted Bus System Re liability Block D ia g r am 
B-28 
( 
BATTERY SOLAR ARRAY SHUNT 
18 CELLS ASSEMBLY 
R = 0.9538* R = 1.0* R = 0.9997 
POWER POWER SOURCE 
,......-- DISTRIBUTION RELAY LOGIC 
4A8 
R = 0.999* * R = 0.9999* R = 0.9904* 
DETECTOR HEATER AND BA TTERY BOOST 
---- DC POWER REGULATOR 
R = 0.9999** R = 0.9969* R = 0. 9998 
RELAY 
2.4 kHz 
INVERTER 
R = 0.9999* R = 0.9994 
400 Hz INVERTERS, INCLUDING FAIL SAFE EXCITATION 
AND FAILURE DETECTOR, AND STANDBY SYNCHRONIZER 
R = 0.9840 
BATTERY 
CHARGER 
R = 0.9994 
RELAY ~ 4A12 I~ 
R = 0.9999* 
SYSTEM RELIABILITY = 0.9345 
NOTES: 
BOOSTER 
CONVERTER 
R = 0.9987* 
RELAY 
R = 0.9999* 
1) * RELIABILITIES OF THESE UNITS ARE FROM APPENDIX A 
2) ** ESTIMA TED RELIABILITIES FOR POWER REDUNDANT 
DISTRIBUTION AND DETECTOR UNITS 
r--
r--
~ 
r--
Figure B -23. R gu lat d B u s Sy s tem R liabi li ty Block Diagram 
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BAnERY 
18 CELLS 
BATTERY 
18 CELL: 
RELAY 
R-O.9999 
~ BATTERY ~ CHARGER 
SOLAR BUCK-BOOST POWER I-- ~ !-- SOURCE ~ ARRAY REGULATOR LOGIC 
~ BATTERY ~ R = 1.0 R = 0.9998 R=O.9904 CHARGER 
R = 0.9917 
RELAY !-- POWER t-- DETECTOR !-- HEATER AND DISTRIBUTION DC POWER 
R = 0.9999 R=O.999 R = 0.99~ R = 0.9969 
---
2.4 kHz 400 Hz INVERTERS, INCLUDING FAIL SAFE EXCITATION ~ INVERTER AND STANDBY SYNCHRONIZER 
R = 0.9994 R = 0.9967 
RELAY ~- BOOSTER CONVERTER 
R = 0.9999 R = 0.9987 SYSTEM RELIABILITY = 0.9706 
Figure B -24. Recommended System R e liability Block Diagram 
( 
\ 
APPENDIX C 
RELIABILITY ASSESSMENT OF BUCK-BOOST 
REGU LA TOR AND BA TTERY REDUNDANCY SCHEMES 
C-l 
APPENDIX C 
RELIABILITY ASSESSMENT OF BUCK-BOOST 
REGULATOR AND BATTERY REDUNDANCY SCHEMES 
I. INTRODUCTION 
Presented here i n a rp. the r e sults of the reliability assessment of tt.e buck-
boost regulator and batte ry redundancy schemes consi~ering the configurations 
shown in Figure s C-I through C-4 . 
2. RELIABILITY ANALYSIS GROUND RULi:S AND ASSUMPTIONS 
.. . 
a . The reliability assessments were performed for the orbit 
phase considering a I-yr (8760-hr) mission time. 
b. The battery charg e r failure rate is 68 failures!10 9 hr and 
assumes the unit operates only 10% oi the mission 
t ime per your instruction. R = O. 9994 . 
c. Battery A i s a ssumed to have 18 cells with a cell failure 
rate of 300 failures! 1 09 hr. Battery A failure rate = 5400 
failures!! 09 hr and reliability RA = 0.9538. 
d. Battery B is assumed to have 18 cells with a cell failure 
rate of 600 failures!! 09 hr. Battery B failure rate = 
10,800 failur e s!1 09 hr and RA = 0.9097. 
e. The failure rates for the component parts used in this 
analysis are from Appendix A . 
f. The equations used i n calculating the reliability of the 
different redundanc y configurati ons are shown in 
App nd i x A. 
g. Whenever possible, all reliability calculations were per-
formed using the REAM.:{ computer program . 
h. The results of the analy· is are shown in Figures C-I through 
C-5 and Tables C-I through C-3. 
Table C-I. Reliability Assessment f or One Majority 
Voting Gate 
Part Type n n~ 
Transistor « 1 W) 2 20.0 
Diode « 1 W) 1 1.3 
Resistor , metal film 5 7.0 
--
Total 28 . 3 
C- 2 
( 
Tabl e C-2. Reliabili.ty Assessment for One 
Different ' al Amplifier 
Part Type n n ). 
Tr?nsistor « 1 W) 2 20.0 
Zener 1 60.0 
Resistor, metal fi lm 9 12 . 6 
--
Total 92 . 6 
Table C - 3. Reliability Assessment for One 
Power Modul e 
Part Type 
Transistor « 1 W) 
(> 1 W) 
Diode « 1 W) 
(> 1 W) 
Zener 
Capacitor, solid tanta l um 
Resistor, meta l film 
Transforme r 
Inductor 
Total 
BATTERY 
CHARGER 
BATTERY 
CHARGER 
n n ).. 
1 10.0 
2 112.0 
7 9. 1 
2 28. 0 
1 60 . 0 
4 56.0 
5 7.0 
3 45.0 
2 30.0 
357. 1 
BATTERY A 
-i BATTERY A 
RJ = 0.9978 (WITH ONE OF TWO BATTERY CHARGERS AND BATTERIES REQUIRED FOR SUCCES~) 
Figure C-l. Case 1 - Battery R e dundancy 
Configuration No. 1 
C - 3 
BATTERY 
CHARGER BATTERY A 
BATTERY 
CHARGER BATTERY A 
BATTERY 
CHARGER BATrERY A 
Figu r e c-~. 
B/..,TT,:RY 
CHARGER 
BATTERY 
(WITH TWO OF I HREE BATTERY CHARGERS 
AND BATTERIES REQUIRED FOR SUCCESS) 
Case 2 - Batt ry Re dundancy 
Configur a tion No. 2 
BATTERY B 
CHARGER BATTERY B 
R3 = 0.9917 (WITH ONE OF TWO BATTERY CHARGERS 
AND BATTERIES REQUIRED FOR SUCCESS) 
F igure C- 3. 
BATTERY 
CHARGER 
BATTERY 
CHARGER 
BATTERY 
CHARGER 
R4 = 0.9767 
Figur e C- 4. 
Ca se 3 - Battery Redundancy 
Configura tion No. 3 
BATTERy;-l 
BATTERY B 
BATTERY B 
(WITH TWO OF THREE BATTERY CHARGERS 
AND BATTERIES REQUIRED FOR SUCCESS) 
Ca se 4 - Batte r y Redundanc y 
Configura d on No. 4 
C-4 
>. = 360 
POWER 
MODULE 
POWE R 
MODULE 
POWER 
MOD ULE 
POWER 
MODULE 
POWER 
MODULE 
POWER 
MODULE 
R = 0.9998 
(WITH FIVE OF SIX POWER 
MODULES REQUIRED FOR SUCCESS) 
N OTES: 
THREE MAJORITY VOTING 
GATES AND THREE DIFFER-
ENTIAL AMPLIFIERS 
TOTAL A = 363 
" R = 1.0 
RE LIABILITY OF BUCK BOOST 
REGULATOR = 0.9998 
1) *THE COMPUTED RE LI ABI LITY OF THIS CIRCUIT CONFI GURATION 
USING EQUAT IO N (4) OF APPEND IX A IS 0 .999995 AND IS 
AS SUMED = 1.0 . 
2) THE RELIABI LI TY OF THE Q UADED CAPACITORS A. N D PARALLEL 
FUSES WAS NOT CALCULATED AND IS ASSUMED = 1.0. 
Fl ,'ur' C - 5. B k - oos t R u ta o r 
- 5 
